Home
last modified time | relevance | path

Searched defs:Demanded (Results 1 – 8 of 8) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DBDCE.cpp118 APInt Demanded = DB.getDemandedBits(SE); in bitTrackingDCE() local
136 APInt Demanded = DB.getDemandedBits(BO); in bitTrackingDCE() local
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineSimplifyDemanded.cpp37 const APInt &Demanded) { in ShrinkDemandedConstant()
1475 APInt Demanded, APInt &Undef) { in SimplifyDemandedVectorElts()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInsertVSETVLI.cpp1193 DemandedFields &Demanded) { in adjustIncoming()
1215 DemandedFields Demanded = getDemanded(MI, ST); in transferBefore() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp3731 APInt Demanded = APInt::getLowBitsSet(LHS.getValueSizeInBits(), 24); in simplifyMul24() local
5225 APInt Demanded = APInt::getBitsSet(32, in PerformDAGCombine() local
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2813 const KnownBits &KnownRHS) { in SimplifyDemandedBits()
H A DDAGCombiner.cpp26028 APInt &Demanded = M < (int)NumElts ? DemandedLHS : DemandedRHS; in visitVECTOR_SHUFFLE() local
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp20222 unsigned Demanded = DemandedBits.getZExtValue(); in targetShrinkDemandedConstant() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp2168 const APInt &Demanded, in optimizeLogicalImm()