| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FlagsCopyLowering.cpp | 760 Register &CondReg = CondRegs[Cond]; in getCondOrInverseInReg() local
790 Register &CondReg = CondRegs[Cond]; in rewriteSetCC() local
856 Register &CondReg = CondRegs[Cond]; in rewriteArithmetic() local
930 Register CondReg; in rewriteMI() local
|
| H A D | X86FastISel.cpp | 2117 Register CondReg = getRegForValue(Cond); in X86FastEmitCMoveSelect() local
2318 Register CondReg = getRegForValue(Cond); in X86FastEmitPseudoSelect() local
|
| H A D | X86InstructionSelector.cpp | |
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIPreEmitPeephole.cpp | 92 const unsigned CondReg = TRI->getVCC(); in optimizeVccBranch() local
|
| H A D | SIOptimizeExecMaskingPreRA.cpp | 40 MCRegister CondReg; member in __anon314e3b690111::SIOptimizeExecMaskingPreRA
|
| H A D | SIInstrInfo.cpp | 3210 static void preserveCondRegFlags(MachineOperand &CondReg, in preserveCondRegFlags()
3258 MachineOperand &CondReg = CondBr->getOperand(1); in insertBranch() local
6586 Register CondReg; in emitLoadScalarOpsFromVGPRLoop() local
7503 Register CondReg = Inst.getOperand(1).getReg(); in moveToVALUImpl() local
7647 Register CondReg = MRI.createVirtualRegister(RI.getWaveMaskRegClass()); in moveToVALUImpl() local
7683 Register CondReg = MRI.createVirtualRegister(RI.getWaveMaskRegClass()); in moveToVALUImpl() local
8047 Register CondReg = Cond.getReg(); in lowerSelect() local
|
| H A D | AMDGPURegisterBankInfo.cpp | 861 Register CondReg; in executeInWaterfallLoop() local
2393 Register CondReg = MI.getOperand(0).getReg(); in applyMappingImpl() local
|
| H A D | AMDGPUISelDAGToDAG.cpp | 2600 Register CondReg = UseSCCBr ? AMDGPU::SCC : TRI->getVCC(); in SelectBRCOND() local
|
| H A D | AMDGPUInstructionSelector.cpp | 3023 Register CondReg = CondOp.getReg(); in selectG_BRCOND() local
|
| H A D | SIISelLowering.cpp | 4693 Register CondReg = MRI.createVirtualRegister(BoolRC); in emitLoadM0FromVGPRLoop() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFastISel.cpp | 922 unsigned CondReg = in selectSelect() local
1330 unsigned CondReg = getRegForI1Value(Br->getCondition(), Br->getParent(), Not); in selectBr() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsFastISel.cpp | 973 Register CondReg = getRegForValue(BI->getCondition()); in selectBranch() local
1052 Register CondReg = getRegForValue(Cond); in selectSelect() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 2474 Register CondReg = getRegForValue(BI->getCondition()); in selectBranch() local
2488 Register CondReg = getRegForValue(BI->getCondition()); in selectBranch() local
2714 Register CondReg = getRegForValue(Cond); in selectSelect() local
2763 Register CondReg = getRegForValue(Cond); in selectSelect() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstructionSelector.cpp | 776 auto CondReg = MIB.getReg(1); in selectSelect() local
|
| H A D | ARMFastISel.cpp | 1665 Register CondReg = getRegForValue(I->getOperand(0)); in SelectSelect() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVInstructionSelector.cpp | 612 static void getOperandsForBranch(Register CondReg, RISCVCC::CondCode &CC, in getOperandsForBranch()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
| H A D | X86InstructionSelector.cpp | 1533 const Register CondReg = I.getOperand(0).getReg(); in selectCondBranch() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 773 Register CondReg = createResultReg(&PPC::CRRCRegClass); in SelectBranch() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 1824 Register CondReg = I.getOperand(0).getReg(); in selectCompareBranch() local
3549 const Register CondReg = Sel.getCondReg(); in select() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 6933 Register CondReg = MI.getOperand(1).getReg(); in narrowScalarSelect() local
|