| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.cpp | 963 const SrcOp &CmpVal, const SrcOp &NewVal, MachineMemOperand &MMO) { in buildAtomicCmpXchgWithSuccess()
991 const SrcOp &CmpVal, const SrcOp &NewVal, in buildAtomicCmpXchg()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 2758 uint64_t Mask, uint64_t CmpVal, in getTestUnderMaskCond()
2875 uint64_t CmpVal = ConstOp1->getZExtValue(); in adjustForTestUnderMask() local
4670 SDValue CmpVal = Node->getOperand(2); in lowerATOMIC_CMP_SWAP() local
8760 Register CmpVal = MI.getOperand(3).getReg(); in emitAtomicCmpSwapW() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCodeGenPrepare.cpp | 1691 Value *CmpVal; in visitSelectInst() local
|
| H A D | AMDGPULegalizerInfo.cpp | 3199 Register CmpVal = MI.getOperand(2).getReg(); in legalizeAtomicCmpXChg() local
6162 Register CmpVal; in legalizeBufferAtomic() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 479 double CmpVal = IsUnsigned ? -(double)Limit * 2.0 : -(double)Limit; in LowerFPToInt() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 1938 Register CmpVal = MI.getOperand(2).getReg(); in emitAtomicCmpSwapPartword() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 5723 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 2219 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 5693 APInt CmpVal = APInt::getOneBitSet(TypeBits, ShAmt); in foldICmpEquality() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 3526 static bool isUndefOrEqual(int Val, int CmpVal) { in isUndefOrEqual()
3532 static bool isUndefOrEqual(ArrayRef<int> Mask, int CmpVal) { in isUndefOrEqual()
3540 static bool isUndefOrEqualInRange(ArrayRef<int> Mask, int CmpVal, unsigned Pos, in isUndefOrEqualInRange()
46996 const APInt &CmpVal = CmpConstant->getAPIntValue(); in combineSetCCMOVMSK() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 18837 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 21108 emitMaskedAtomicCmpXchgIntrinsic(IRBuilderBase & Builder,AtomicCmpXchgInst * CI,Value * AlignedAddr,Value * CmpVal,Value * NewVal,Value * Mask,AtomicOrdering Ord) const emitMaskedAtomicCmpXchgIntrinsic() argument
|