/linux/drivers/gpu/drm/amd/display/dmub/src/ |
H A D | dmub_dcn301.c | 34 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
|
H A D | dmub_dcn303.c | 35 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
|
H A D | dmub_dcn21.c | 34 #define BASE_INNER(seg) DMU_BASE__INST0_SEG##seg macro
|
H A D | dmub_dcn302.c | 34 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
|
H A D | dmub_dcn351.c | 11 #define BASE_INNER(seg) ctx->dcn_reg_offsets[seg] macro
|
H A D | dmub_dcn316.c | 40 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
|
H A D | dmub_dcn315.c | 40 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
|
H A D | dmub_dcn314.c | 40 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
|
H A D | dmub_dcn30.c | 35 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn10/ |
H A D | hw_translate_dcn10.c | 44 #define BASE_INNER(seg) \ macro
|
H A D | hw_factory_dcn10.c | 50 #define BASE_INNER(seg) \ macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dce120/ |
H A D | hw_translate_dce120.c | 44 #define BASE_INNER(seg) \ macro
|
H A D | hw_factory_dce120.c | 53 #define BASE_INNER(seg) \ macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn30/ |
H A D | hw_translate_dcn30.c | 55 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
H A D | hw_factory_dcn30.c | 60 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn20/ |
H A D | hw_translate_dcn20.c | 50 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
H A D | hw_factory_dcn20.c | 53 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn21/ |
H A D | hw_translate_dcn21.c | 50 #define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg macro
|
H A D | hw_factory_dcn21.c | 51 #define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn32/ |
H A D | hw_translate_dcn32.c | 48 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
H A D | hw_factory_dcn32.c | 53 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn401/ |
H A D | hw_translate_dcn401.c | 23 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn315/ |
H A D | hw_translate_dcn315.c | 50 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/ |
H A D | dcn201_clk_mgr.c | 45 #define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg macro
|
/linux/drivers/gpu/drm/amd/display/dc/irq/dce120/ |
H A D | irq_service_dce120.c | 92 #define BASE_INNER(seg) \ macro
|