Lines Matching +full:non +full:- +full:linear

4 .nr rst2man-indent-level 0
7 \\$1 \\n[an-margin]
8 level \\n[rst2man-indent-level]
9 level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
10 -
11 \\n[rst2man-indent0]
12 \\n[rst2man-indent1]
13 \\n[rst2man-indent2]
18 . nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
19 . nr rst2man-indent-level +1
24 .\" indent \\n[an-margin]
25 .\" old: \\n[rst2man-indent\\n[rst2man-indent-level]]
26 .nr rst2man-indent-level -1
27 .\" new: \\n[rst2man-indent\\n[rst2man-indent-level]]
30 .TH "LLI" "1" "2023-05-24" "16" "LLVM"
32 lli \- directly execute programs from LLVM bitcode
39 in LLVM bitcode format and executes it using a just\-in\-time compiler or an
43 and it can only interpret (or JIT\-compile) for the host architecture.
56 .B \-fake\-argv0=executable
61 .B \-force\-interpreter={false,true}
62 If set to true, use the interpreter even if a just\-in\-time compiler is available
67 .B \-help
72 .B \-load=pluginfilename
78 .B \-stats
79 Print statistics from the code\-generation passes. This is only meaningful for
80 the just\-in\-time compiler, at present.
84 .B \-time\-passes
85 Record the amount of time needed for each code\-generation pass and print it to
90 .B \-version
96 .B \-mtriple=target triple
103 .B \-march=arch
105 encoded in the bitcode file.  See the output of \fBllc \-help\fP for a list of
111 .B \-mcpu=cpuname
115 \fBllvm\-as < /dev/null | llc \-march=xyz \-mcpu=help\fP
119 .B \-mattr=a1,+a2,\-a3,...
123 \fBllvm\-as < /dev/null | llc \-march=xyz \-mattr=help\fP
128 .B \-disable\-excess\-fp\-precision
133 .B \-enable\-no\-infs\-fp\-math
138 .B \-enable\-no\-nans\-fp\-math
143 .B \-enable\-unsafe\-fp\-math
149 .B \-soft\-float
156 .B \-code\-model=model
176 .B \-disable\-post\-RA\-scheduler
181 .B \-disable\-spill\-fusing
186 .B \-jit\-enable\-eh
187 Exception handling should be enabled in the just\-in\-time compiler.
191 .B \-join\-liveintervals
196 .B \-nozero\-initialized\-in\-bss
197 Don\(aqt place zero\-initialized symbols into the BSS section.
201 .B \-pre\-RA\-sched=scheduler
211 =simple\-noitin: Simple two pass scheduling: Same as simple except using generic latency
212 =list\-burr: Bottom\-up register reduction list scheduling
213 =list\-tdrr: Top\-down register reduction list scheduling
214 =list\-td: Top\-down list scheduler
222 .B \-regalloc=allocator
229 =bigblock: Big\-block register allocator
230 =linearscan: linear scan register allocator
240 .B \-relocation\-model=model
248 =static: Non\-relocatable code
250 =dynamic\-no\-pic: Relocatable external references, non\-relocatable code
258 .B \-spiller
274 .B \-x86\-asm\-syntax=syntax
281 =att: Emit AT&T\-style assembly
282 =intel: Emit Intel\-style assembly
298 2003-2023, LLVM Project