Lines Matching +full:spi +full:- +full:pins
1 // SPDX-License-Identifier: BSD-3-Clause
5 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
8 /dts-v1/;
10 #include "ipq5332-rdp-common.dtsi"
14 compatible = "qcom,ipq5332-ap-mi01.6", "qcom,ipq5332";
16 regulator_fixed_5p0: regulator-s0500 {
17 compatible = "regulator-fixed";
18 regulator-min-microvolt = <500000>;
19 regulator-max-microvolt = <500000>;
20 regulator-boot-on;
21 regulator-always-on;
22 regulator-name = "fixed_5p0";
27 pinctrl-0 = <&spi_0_data_clk_pins &spi_0_cs_pins>;
28 pinctrl-names = "default";
32 compatible = "micron,n25q128a11", "jedec,spi-nor";
34 #address-cells = <1>;
35 #size-cells = <1>;
36 spi-max-frequency = <50000000>;
41 bus-width = <4>;
42 max-frequency = <192000000>;
43 mmc-ddr-1_8v;
44 mmc-hs200-1_8v;
45 non-removable;
46 pinctrl-0 = <&sdc_default_state>;
47 pinctrl-names = "default";
54 sdc_default_state: sdc-default-state {
55 clk-pins {
56 pins = "gpio13";
58 drive-strength = <8>;
59 bias-disable;
62 cmd-pins {
63 pins = "gpio12";
65 drive-strength = <8>;
66 bias-pull-up;
69 data-pins {
70 pins = "gpio8", "gpio9", "gpio10", "gpio11";
72 drive-strength = <8>;
73 bias-pull-up;
77 spi_0_data_clk_pins: spi-0-data-clk-state {
78 pins = "gpio14", "gpio15", "gpio16";
80 drive-strength = <2>;
81 bias-pull-down;
84 spi_0_cs_pins: spi-0-cs-state {
85 pins = "gpio17";
87 drive-strength = <2>;
88 bias-pull-up;
101 vdd-supply = <®ulator_fixed_5p0>;