Lines Matching +full:tx1 +full:- +full:0
1 // SPDX-License-Identifier: GPL-2.0+
8 #address-cells = <1>;
9 #size-cells = <1>;
10 ranges = <0x2c000000 0x0 0x2c000000 0x2000000>;
11 reg = <0 0x2c000000 0 0x1000000>;
12 power-domains = <&pd IMX_SC_R_VPU>;
16 compatible = "fsl,imx6sx-mu";
17 reg = <0x2d000000 0x20000>;
19 #mbox-cells = <2>;
20 power-domains = <&pd IMX_SC_R_VPU_MU_0>;
25 compatible = "fsl,imx6sx-mu";
26 reg = <0x2d020000 0x20000>;
28 #mbox-cells = <2>;
29 power-domains = <&pd IMX_SC_R_VPU_MU_1>;
34 compatible = "fsl,imx6sx-mu";
35 reg = <0x2d040000 0x20000>;
37 #mbox-cells = <2>;
38 power-domains = <&pd IMX_SC_R_VPU_MU_2>;
42 vpu_core0: vpu-core@2d080000 {
43 reg = <0x2d080000 0x10000>;
44 compatible = "nxp,imx8q-vpu-decoder";
45 power-domains = <&pd IMX_SC_R_VPU_DEC_0>;
46 mbox-names = "tx0", "tx1", "rx";
47 mboxes = <&mu_m0 0 0>,
48 <&mu_m0 0 1>,
49 <&mu_m0 1 0>;
53 vpu_core1: vpu-core@2d090000 {
54 reg = <0x2d090000 0x10000>;
55 compatible = "nxp,imx8q-vpu-encoder";
56 power-domains = <&pd IMX_SC_R_VPU_ENC_0>;
57 mbox-names = "tx0", "tx1", "rx";
58 mboxes = <&mu1_m0 0 0>,
59 <&mu1_m0 0 1>,
60 <&mu1_m0 1 0>;
64 vpu_core2: vpu-core@2d0a0000 {
65 reg = <0x2d0a0000 0x10000>;
66 compatible = "nxp,imx8q-vpu-encoder";
67 power-domains = <&pd IMX_SC_R_VPU_ENC_1>;
68 mbox-names = "tx0", "tx1", "rx";
69 mboxes = <&mu2_m0 0 0>,
70 <&mu2_m0 0 1>,
71 <&mu2_m0 1 0>;