Lines Matching +full:uhs +full:-
1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include "rv1126-edgeble-neu2.dtsi"
13 compatible = "edgeble,neural-compute-module-2-io",
14 "edgeble,neural-compute-module-2", "rockchip,rv1126";
21 stdout-path = "serial2:1500000n8";
24 vcc12v_dcin: vcc12v-dcin-regulator {
25 compatible = "regulator-fixed";
26 regulator-name = "vcc12v_dcin";
27 regulator-always-on;
28 regulator-boot-on;
29 regulator-min-microvolt = <12000000>;
30 regulator-max-microvolt = <12000000>;
33 vcc5v0_sys: vcc5v0-sys-regulator {
34 compatible = "regulator-fixed";
35 regulator-name = "vcc5v0_sys";
36 regulator-always-on;
37 regulator-boot-on;
38 regulator-min-microvolt = <5000000>;
39 regulator-max-microvolt = <5000000>;
40 vin-supply = <&vcc12v_dcin>;
43 v3v3_sys: v3v3-sys-regulator {
44 compatible = "regulator-fixed";
45 regulator-name = "v3v3_sys";
46 regulator-always-on;
47 regulator-boot-on;
48 regulator-min-microvolt = <3300000>;
49 regulator-max-microvolt = <3300000>;
50 vin-supply = <&vcc5v0_sys>;
55 assigned-clocks = <&cru CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>,
57 assigned-clock-parents = <&cru CLK_GMAC_SRC_M1>, <&cru RGMII_MODE_CLK>;
58 assigned-clock-rates = <125000000>, <0>, <25000000>;
60 phy-handle = <&phy>;
61 phy-mode = "rgmii";
62 phy-supply = <&vcc_3v3>;
63 pinctrl-names = "default";
64 pinctrl-0 = <&rgmiim1_miim &rgmiim1_bus2 &rgmiim1_bus4 &clk_out_ethernetm1_pins>;
71 phy: ethernet-phy@0 {
72 compatible = "ethernet-phy-id001c.c916",
73 "ethernet-phy-ieee802.3-c22";
75 pinctrl-names = "default";
76 pinctrl-0 = <ð_phy_rst>;
77 reset-assert-us = <20000>;
78 reset-deassert-us = <100000>;
79 reset-gpios = <&gpio0 RK_PB6 GPIO_ACTIVE_LOW>;
85 eth_phy_rst: eth-phy-rst {
96 bus-width = <4>;
97 cap-mmc-highspeed;
98 cap-sd-highspeed;
99 card-detect-delay = <200>;
100 pinctrl-names = "default";
101 pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_bus4 &sdmmc0_det>;
102 rockchip,default-sample-phase = <90>;
103 sd-uhs-sdr12;
104 sd-uhs-sdr25;
105 sd-uhs-sdr104;
106 vqmmc-supply = <&vccio_sd>;