Lines Matching +full:uniphier +full:- +full:fi2c
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-perictrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Socionext UniPhier peripheral block controller
10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
13 Peripheral block implemented on Socionext UniPhier SoCs is an integrated
14 component of the peripherals including UART, I2C/FI2C, and SCSSI.
20 - enum:
21 - socionext,uniphier-ld4-perictrl
22 - socionext,uniphier-pro4-perictrl
23 - socionext,uniphier-pro5-perictrl
24 - socionext,uniphier-pxs2-perictrl
25 - socionext,uniphier-sld8-perictrl
26 - socionext,uniphier-ld11-perictrl
27 - socionext,uniphier-ld20-perictrl
28 - socionext,uniphier-pxs3-perictrl
29 - socionext,uniphier-nx1-perictrl
30 - const: simple-mfd
31 - const: syscon
36 clock-controller:
37 $ref: /schemas/clock/socionext,uniphier-clock.yaml#
39 reset-controller:
40 $ref: /schemas/reset/socionext,uniphier-reset.yaml#
43 - compatible
44 - reg
49 - |
51 compatible = "socionext,uniphier-ld20-perictrl",
52 "simple-mfd", "syscon";
55 clock-controller {
56 compatible = "socionext,uniphier-ld20-peri-clock";
57 #clock-cells = <1>;
60 reset-controller {
61 compatible = "socionext,uniphier-ld20-peri-reset";
62 #reset-cells = <1>;