Lines Matching +full:syscon +full:- +full:pcie +full:- +full:mode
1 * Axis ARTPEC-6 PCIe interface
3 This PCIe host controller is based on the Synopsys DesignWare PCIe IP
4 and thus inherits all the common properties defined in snps,dw-pcie.yaml.
7 - compatible: "axis,artpec6-pcie", "snps,dw-pcie" for ARTPEC-6 in RC mode;
8 "axis,artpec6-pcie-ep", "snps,dw-pcie" for ARTPEC-6 in EP mode;
9 "axis,artpec7-pcie", "snps,dw-pcie" for ARTPEC-7 in RC mode;
10 "axis,artpec7-pcie-ep", "snps,dw-pcie" for ARTPEC-7 in EP mode;
11 - reg: base addresses and lengths of the PCIe controller (DBI),
13 - reg-names: Must include the following entries:
14 - "dbi"
15 - "phy"
16 - "config"
17 - interrupts: A list of interrupt outputs of the controller. Must contain an
18 entry for each entry in the interrupt-names property.
19 - interrupt-names: Must include the following entries:
20 - "msi": The interrupt that is asserted when an MSI is received
21 - axis,syscon-pcie: A phandle pointing to the ARTPEC-6 system controller,
26 pcie@f8050000 {
27 compatible = "axis,artpec6-pcie", "snps,dw-pcie";
31 reg-names = "dbi", "phy", "config";
32 #address-cells = <3>;
33 #size-cells = <2>;
37 /* non-prefetchable memory */
39 num-lanes = <2>;
40 bus-range = <0x00 0xff>;
42 interrupt-names = "msi";
43 #interrupt-cells = <1>;
44 interrupt-map-mask = <0 0 0 0x7>;
45 interrupt-map = <0 0 0 1 &intc GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
49 axis,syscon-pcie = <&syscon>;