Lines Matching +full:block +full:- +full:diagram
5 - a clock cross bar (represented by a mux element)
6 - a pre and final dividers (represented by a divider and gate elements)
12 Clockgen block diagram
13 -------------------------------------------------------------------
15 | --------------------------------------------- |
16 | | ------- -------- -------- | |
18 ---|-----------------|-->| | | | | | | |
20 | | ------- | | | |Pre | |Final | | |
22 | |->| | | | | | x32 | | x32 | | |
23 | | | odf_0|----|-->| | | | | | | |
28 | | ------- | | | | | | | | |
30 | | ------- | | Clock | | | | | | |
32 | |->| | | | Cross | | | | | | |
33 | | | odf_0|----|-->| | | | | | CLK_DIV[31:0]
38 | | ------- | | | | | | | | |
40 | | ------- | | | | | | | | |
42 | |->| ch0|----|-->| | | | | | | |
44 | | ch1|----|-->| | | | | | | |
46 | | ch2|----|-->| | | DIV | | DIV | | |
48 | | ch3|----|-->| | | 1024 | | 64 | | |
49 | ------- | | | | | | | | |
50 | | ------- -------- -------- | |
51 | -------------------------------------------- |
53 -------------------------------------------------------------------
58 [2] Documentation/devicetree/bindings/clock/clock-bindings.txt
61 - compatible : shall be:
63 "st,flexgen-audio", "st,flexgen" (enable clock propagation on parent for
65 "st,flexgen-video", "st,flexgen" (enable clock propagation on parent
67 "st,flexgen-stih407-a0"
68 "st,flexgen-stih410-a0"
69 "st,flexgen-stih407-c0"
70 "st,flexgen-stih410-c0"
71 "st,flexgen-stih418-c0"
72 "st,flexgen-stih407-d0"
73 "st,flexgen-stih410-d0"
74 "st,flexgen-stih407-d2"
75 "st,flexgen-stih418-d2"
76 "st,flexgen-stih407-d3"
78 - #clock-cells : from common clock binding; shall be set to 1 (multiple clock
81 - clocks : must be set to the parent's phandle. it could be output clocks of
84 - clock-output-names : List of strings used to name the clock outputs.
88 clk_s_c0_flexgen: clk-s-c0-flexgen {
90 #clock-cells = <1>;
101 clock-output-names = "clk-icn-gpu",
102 "clk-fdma",
103 "clk-nand",
104 "clk-hva",
105 "clk-proc-stfe",
106 "clk-proc-tp",
107 "clk-rx-icn-dmu",
108 "clk-rx-icn-hva",
109 "clk-icn-cpu",
110 "clk-tx-icn-dmu",
111 "clk-mmc-0",
112 "clk-mmc-1",
113 "clk-jpegdec",
114 "clk-ext2fa9",
115 "clk-ic-bdisp-0",
116 "clk-ic-bdisp-1",
117 "clk-pp-dmu",
118 "clk-vid-dmu",
119 "clk-dss-lpc",
120 "clk-st231-aud-0",
121 "clk-st231-gp-1",
122 "clk-st231-dmu",
123 "clk-icn-lmi",
124 "clk-tx-icn-disp-1",
125 "clk-icn-sbc",
126 "clk-stfe-frc2",
127 "clk-eth-phy",
128 "clk-eth-ref-phyclk",
129 "clk-flash-promip",
130 "clk-main-disp",
131 "clk-aux-disp",
132 "clk-compo-dvp";