Lines Matching +full:mmu +full:- +full:500 +full:s

3  * Name: actbl2.h - ACPI Table Definitions (tables not in ACPI spec)
11 * Some or all of this work - Copyright (c) 1999 - 2023, Intel Corp.
18 * you this software, covering your right to use that party's intellectual
23 * irrevocable, perpetual, worldwide license under Intel's copyrights in the
28 * 2.3. Intel grants Licensee a non-exclusive and non-transferable patent
101 * required license or other approval from the U. S. Department of Commerce or
104 * re-exports any such software from a foreign destination, Licensee shall
105 * ensure that the distribution and export/re-export of the software is in
107 * U.S. Export Administration Regulations. Licensee agrees that neither it nor
108 * any of its subsidiaries will export/re-export any technical data, process,
130 * 3. Neither the names of the above-listed copyright holders nor the names
195 #define ACPI_SIG_RHCT "RHCT" /* RISC-V Hart Capabilities Table */
204 * All tables must be byte-packed to match the ACPI specification, since
214 * essentially useless for dealing with packed data in on-disk formats or
224 * AEST - Arm Error Source Table
237 /* Common Subtable header - one per Node Structure (Subtable) */
409 * AGDI - Arm Generic Diagnostic Dump and Reset Device Interface
432 * APMT - ARM Performance Monitoring Unit Table
480 /* Values for Flags 64-bit atomic field above */
512 * BDAT - BIOS Data ACPI Table
528 * CCEL - CC-Event Log
529 * From: "Guest-Host-Communication Interface (GHCI) for Intel
547 * IORT - IO Remapping Table
678 #define ACPI_IORT_PASID_MAX_WIDTH (0x1F) /* Bits 0-4 */
699 #define ACPI_IORT_SMMU_CORELINK_MMU400 0x00000002 /* ARM Corelink MMU-400 */
700 #define ACPI_IORT_SMMU_CORELINK_MMU500 0x00000003 /* ARM Corelink MMU-500 */
701 #define ACPI_IORT_SMMU_CORELINK_MMU401 0x00000004 /* ARM Corelink MMU-401 */
794 * IVRS - I/O Virtualization Reporting Structure
915 /* 4-byte device entries, all use ACPI_IVRS_DEVICE4 */
923 /* 8-byte device entries */
933 /* Variable-length device entries */
948 /* Types 0-4: 4-byte device entry */
956 /* Types 66-67: 8-byte device entry */
967 /* Types 70-71: 8-byte device entry */
980 /* Type 72: 8-byte device entry */
996 /* Type 240: variable-length device entry */
1029 * LPIT - Low Power Idle Table
1071 /* 0x00: Native C-state instruction based LPI structure */
1087 * MADT - Multiple APIC Description Table
1102 #define ACPI_MADT_PCAT_COMPAT (1) /* 00: System also has dual 8259s */
1157 UINT8 Id; /* Processor's local APIC id */
1169 UINT8 Reserved; /* Reserved - must be zero */
1181 UINT8 Bus; /* 0 - ISA */
1246 UINT32 Uid; /* Numeric UID - ACPI 3.0 */
1247 char UidString[]; /* String UID - ACPI 3.0 */
1277 UINT16 Reserved; /* Reserved - must be zero */
1293 UINT8 Reserved[3]; /* Reserved - must be zero */
1298 /* 11: Generic Interrupt - GICC (ACPI 5.0 + ACPI 6.0 + ACPI 6.3 + ACPI 6.5 changes) */
1303 UINT16 Reserved; /* Reserved - must be zero */
1335 UINT16 Reserved; /* Reserved - must be zero */
1340 UINT8 Reserved2[3]; /* Reserved - must be zero */
1362 UINT16 Reserved; /* Reserved - must be zero */
1381 UINT16 Reserved; /* reserved - must be zero */
1393 UINT16 Reserved; /* reserved - must be zero */
1406 UINT32 Reserved; /* reserved - must be zero */
1417 UINT16 Reserved; /* reserved - must be zero */
1555 /* 24: RISC-V INTC */
1568 /* Values for RISC-V INTC Version field above */
1576 /* 25: RISC-V IMSIC */
1590 /* 26: RISC-V APLIC */
1604 /* 27: RISC-V PLIC */
1638 #define ACPI_MADT_POLARITY_MASK (3) /* 00-01: Polarity of APIC I/O input signals */
1639 #define ACPI_MADT_TRIGGER_MASK (3<<2) /* 02-03: Trigger mode of APIC input signals */
1656 * MCFG - PCI Memory Mapped Configuration table and subtable
1675 UINT64 Address; /* Base address, processor-relative */
1686 * MCHI - Management Controller Host Interface Table
1714 * MPAM - Memory System Resource Partitioning and Monitoring
1760 /* MPAM Memory-side cache locator descriptor. Table 16 */
1841 * MPST - Memory Power State Table (ACPI 5.0)
1959 * MSCT - Maximum System Characteristics Table (ACPI 4.0)
1967 UINT32 ProximityOffset; /* Location of proximity info struct(s) */
1975 /* Subtable - Maximum Proximity Domain Information. Version 1 */
1991 * MSDM - Microsoft Data Management table
2009 * NFIT - NVDIMM Interface Table (ACPI 6.0+)
2218 * NFIT/DVDIMM device handle support - used as the _ADR for each NVDIMM
2269 * NHLT - Non HD Audio Link Table
2508 UINT8 FrequencyHighBand; /* 500*Hz */
2509 UINT16 DirectionAngle; /* -180 - + 180 */
2510 UINT16 ElevationAngle; /* -180 - + 180 */
2511 UINT16 WorkVerticalAngleBegin; /* -180 - + 180 with 2 deg step */
2512 UINT16 WorkVerticalAngleEnd; /* -180 - + 180 with 2 deg step */
2513 UINT16 WorkHorizontalAngleBegin; /* -180 - + 180 with 2 deg step */
2514 UINT16 WorkHorizontalAngleEnd; /* -180 - + 180 with 2 deg step */
2586 * PCCT - Platform Communications Channel Table (ACPI 5.0)
2638 /* 1: HW-reduced Communications Subspace (ACPI 5.1) */
2658 /* 2: HW-reduced Communications Subspace Type 2 (ACPI 6.1) */
2798 * PDTT - Platform Debug Trigger Table (ACPI 6.2)
2834 * PHAT - Platform Health Assessment Table (ACPI 6.4)
2860 #define ACPI_PHAT_TYPE_RESERVED 2 /* 0x02-0xFFFF are reserved */
2893 UINT32 DeviceSpecificOffset; /* Zero if no Device-specific data */
2907 * PMTT - Platform Memory Topology Table (ACPI 5.0)
2947 #define ACPI_PMTT_TYPE_RESERVED 3 /* 0x03-0xFE are reserved */
3020 * PPTT - Processor Properties Topology Table (ACPI 6.2)
3138 * PRMT - Platform Runtime Mechanism Table
3191 * RASF - RAS Feature Table (ACPI 5.0)
3300 * RGRT - Regulatory Graphics Resource Table
3330 * RHCT - RISC-V Hart Capabilities Table
3401 * SBST - Smart Battery Specification Table
3418 * SDEI - Software Delegated Exception Interface Descriptor Table
3434 * SDEV - Secure Devices Table (ACPI 6.2)
3494 * SDEV sub-subtables ("Components") for above
3503 /* Values for sub-subtable type above */
3563 * SVKL - Storage Volume Key Location Table (ACPI 6.4)
3564 * From: "Guest-Host-Communication Interface (GHCI) for Intel
3601 * TDEL - TD-Event Log
3602 * From: "Guest-Host-Communication Interface (GHCI) for Intel