Lines Matching +full:per +full:- +full:channel +full:- +full:interrupt

34 .Bd -ragged -offset indent
40 .Bd -literal -offset indent
145 There is a number of DMA channels per CPU package.
148 Operations on a single channel proceed sequentially.
150 Blockfill operations can be used to write a 64-bit pattern to memory.
154 Null operations do nothing, but may be used to test the interrupt and callback
157 All operations can optionally trigger an interrupt at completion with the
160 For example, a user might submit multiple operations to the same channel and
161 only enable an interrupt and callback for the last operation.
163 The hardware can delay and coalesce interrupts on a given channel for a
165 This may be desired to reduce the processing and interrupt overhead per
167 Software can control this on a per-channel basis with the
177 All operations are safe to use in a non-blocking context with the
242 argument to either routine is non-NULL, the CRC32C engine is initialized with
245 A typical user will lookup the DMA engine object for a given channel with
251 object for exclusive access to enqueue operations on that channel.
273 to drop their exclusive access to the channel.
296 .Bl -tag