Lines Matching full:per
10 …nd undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
14 …egorized under Frontend Bound. SMT version; use when SMT is enabled and measuring per logical CPU."
24 …ue to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.",
28 …ring Nukes is another example. SMT version; use when SMT is enabled and measuring per logical CPU."
39 …ting new uops in the Backend. SMT version; use when SMT is enabled and measuring per logical CPU.",
43 …: Memory Bound and Core Bound. SMT version; use when SMT is enabled and measuring per logical CPU."
50 …ut was achieved. Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metr…
53 … that eventually get retired. SMT version; use when SMT is enabled and measuring per logical CPU.",
57 …per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no ro…
144 "BriefDescription": "Instructions Per Cycle (per Logical Processor)",
150 "BriefDescription": "Uops Per Instruction",
156 "BriefDescription": "Instruction per taken branch",
162 "BriefDescription": "Cycles Per Instruction (per Logical Processor)",
168 … "BriefDescription": "Per-Logical Processor actual clocks when the Logical Processor is active.",
174 …"BriefDescription": "Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor…
180 …"BriefDescription": "Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor…
193 "BriefDescription": "Instructions Per Cycle across hyper-threads (per physical core)",
199 "BriefDescription": "Instructions Per Cycle across hyper-threads (per physical core)",
205 "BriefDescription": "Floating Point Operations Per Cycle",
211 "BriefDescription": "Floating Point Operations Per Cycle",
217 …"BriefDescription": "Actual per-core usage of the Floating Point execution units (regardless of th…
221 …"PublicDescription": "Actual per-core usage of the Floating Point execution units (regardless of t…
224 …ctual per-core usage of the Floating Point execution units (regardless of the vector width). SMT v…
228 …per-core usage of the Floating Point execution units (regardless of the vector width). Values > 1 …
237 …"BriefDescription": "Branch Misprediction Cost: Fraction of TMA slots wasted per non-speculative b…
243 …"BriefDescription": "Branch Misprediction Cost: Fraction of TMA slots wasted per non-speculative b…
249 … "BriefDescription": "Number of Instructions per non-speculative Branch Misprediction (JEClear)",
261 "BriefDescription": "Instructions per Load (lower number means higher occurrence rate)",
267 "BriefDescription": "Instructions per Store (lower number means higher occurrence rate)",
273 "BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)",
279 … "BriefDescription": "Instructions per (near) call (lower number means higher occurrence rate)",
285 "BriefDescription": "Instruction per taken branch",
291 "BriefDescription": "Branch instructions per taken branch. ",
297 …"BriefDescription": "Instructions per Floating Point (FP) Operation (lower number means higher occ…
303 …"BriefDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurre…
307 …"PublicDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurr…
310 …"BriefDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction (lower num…
314 …"PublicDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction (lower nu…
317 …"BriefDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction (lower num…
321 …"PublicDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction (lower nu…
324 …"BriefDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number mean…
328 …"PublicDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number mea…
331 …"BriefDescription": "Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means h…
335 …"PublicDescription": "Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means …
368 "BriefDescription": "Number of Instructions per non-speculative DSB miss",
405 …verage number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)",
423 "BriefDescription": "Average per-core data fill bandwidth to the L3 cache [GB / sec]",
429 "BriefDescription": "Average per-core data access bandwidth to the L3 cache [GB / sec]",
435 "BriefDescription": "L1 cache true misses per kilo instruction for retired demand loads",
441 …"BriefDescription": "L1 cache true misses per kilo instruction for all demand loads (including spe…
447 "BriefDescription": "L2 cache true misses per kilo instruction for retired demand loads",
453 …"BriefDescription": "L2 cache misses per kilo instruction for all request types (including specula…
459 …"BriefDescription": "L2 cache misses per kilo instruction for all demand loads (including specula…
465 …"BriefDescription": "L2 cache hits per kilo instruction for all request types (including speculati…
471 …"BriefDescription": "L2 cache hits per kilo instruction for all demand loads (including speculati…
477 "BriefDescription": "L3 cache true misses per kilo instruction for retired demand loads",
483 … "BriefDescription": "Fill Buffer (FB) true hits per kilo instructions for retired demand loads",
514 "BriefDescription": "Giga Floating Point Operations Per Second",
538 "BriefDescription": "Cycles Per Instruction for the Operating System (OS) Kernel mode",
568 …"BriefDescription": "Instructions per Far Branch ( Far Branches apply upon transition from applica…
574 "BriefDescription": "C3 residency percent per core",
580 "BriefDescription": "C6 residency percent per core",
586 "BriefDescription": "C7 residency percent per core",
592 "BriefDescription": "C2 residency percent per package",
598 "BriefDescription": "C3 residency percent per package",
604 "BriefDescription": "C6 residency percent per package",
610 "BriefDescription": "C7 residency percent per package",