Lines Matching +full:power +full:- +full:on +full:- +full:time +full:- +full:ms

1 <!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
4 <meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
7 <!-- Changed by: stenn, 03-Jan-2020 -->
13 <!-- #BeginDate format:En2m -->3-Jan-2020 02:12<!-- #EndDate -->
18 <li class="inline"><a href="#pll">Phase-Lock Loop Operations</a></li>
24-lock feedback loop. It is an intricately crafted algorithm that automatically adapts for optimum…
29 …The loop filter implements a type-2 proportional-integrator controller (PIC). The PIC can minimiz…
30time in order to avoid setting the clock backward. In FLL mode the phase predictor is not used, w…
31time constant</em>, which results in a &quot;stiffness&quot; depending on the jitter of the availa…
33time constant. In the NTP specification and reference implementation, time constants and poll int…
34time constant and poll interval. At the default poll interval of 64 s and a step offset change of…
35 …g the oscillator frequency. In this way the offset error is less than 0.5 ms within 5 min, if the…
36time. The response scales exactly with step amplitude, so that the response to a 10-ms step has t…
37time constant, and thus the poll interval, depends on the network time jitter and the oscillator f…
38 …red in normal operation, the system time can be stepped forward or backward more than 128 ms. Fur…
40 <p>If left running continuously, an NTP client on a fast LAN in a home or office environment can ma…
41 …e devices when the power is turned off, the battery backup clock offset error can increase as much…
42 …summary of these provisions. A detailed discussion of these provisions is on the <a href="clock.h…
43on the measured frequency wander. This design is intended to minimize write cycles in NVRAM that …
44time constant. This is designed to quickly reduce the clock offset error without causing a freque…
45 <p>Another concern at restart is the time necessary for the select and cluster algorithms to refine…