Lines Matching refs:addRegOperands