xref: /titanic_44/usr/src/uts/common/io/e1000api/e1000_nvm.h (revision 9a0f2271c1dc15b203fad22e5773d539cfba21e7)
1 /******************************************************************************
2 
3   Copyright (c) 2001-2015, Intel Corporation
4   All rights reserved.
5 
6   Redistribution and use in source and binary forms, with or without
7   modification, are permitted provided that the following conditions are met:
8 
9    1. Redistributions of source code must retain the above copyright notice,
10       this list of conditions and the following disclaimer.
11 
12    2. Redistributions in binary form must reproduce the above copyright
13       notice, this list of conditions and the following disclaimer in the
14       documentation and/or other materials provided with the distribution.
15 
16    3. Neither the name of the Intel Corporation nor the names of its
17       contributors may be used to endorse or promote products derived from
18       this software without specific prior written permission.
19 
20   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30   POSSIBILITY OF SUCH DAMAGE.
31 
32 ******************************************************************************/
33 /*$FreeBSD$*/
34 
35 #ifndef _E1000_NVM_H_
36 #define _E1000_NVM_H_
37 
38 struct e1000_pba {
39 	u16 word[2];
40 	u16 *pba_block;
41 };
42 
43 
44 void e1000_init_nvm_ops_generic(struct e1000_hw *hw);
45 s32  e1000_null_read_nvm(struct e1000_hw *hw, u16 a, u16 b, u16 *c);
46 void e1000_null_nvm_generic(struct e1000_hw *hw);
47 s32  e1000_null_led_default(struct e1000_hw *hw, u16 *data);
48 s32  e1000_null_write_nvm(struct e1000_hw *hw, u16 a, u16 b, u16 *c);
49 s32  e1000_acquire_nvm_generic(struct e1000_hw *hw);
50 
51 s32  e1000_poll_eerd_eewr_done(struct e1000_hw *hw, int ee_reg);
52 s32  e1000_read_mac_addr_generic(struct e1000_hw *hw);
53 s32  e1000_read_pba_string_generic(struct e1000_hw *hw, u8 *pba_num,
54 				   u32 pba_num_size);
55 s32  e1000_read_pba_length_generic(struct e1000_hw *hw, u32 *pba_num_size);
56 s32 e1000_read_pba_raw(struct e1000_hw *hw, u16 *eeprom_buf,
57 		       u32 eeprom_buf_size, u16 max_pba_block_size,
58 		       struct e1000_pba *pba);
59 s32 e1000_write_pba_raw(struct e1000_hw *hw, u16 *eeprom_buf,
60 			u32 eeprom_buf_size, struct e1000_pba *pba);
61 s32 e1000_get_pba_block_size(struct e1000_hw *hw, u16 *eeprom_buf,
62 			     u32 eeprom_buf_size, u16 *pba_block_size);
63 s32  e1000_read_nvm_spi(struct e1000_hw *hw, u16 offset, u16 words, u16 *data);
64 s32  e1000_read_nvm_microwire(struct e1000_hw *hw, u16 offset,
65 			      u16 words, u16 *data);
66 s32  e1000_read_nvm_eerd(struct e1000_hw *hw, u16 offset, u16 words,
67 			 u16 *data);
68 s32  e1000_valid_led_default_generic(struct e1000_hw *hw, u16 *data);
69 s32  e1000_validate_nvm_checksum_generic(struct e1000_hw *hw);
70 s32  e1000_write_nvm_microwire(struct e1000_hw *hw, u16 offset,
71 			       u16 words, u16 *data);
72 s32  e1000_write_nvm_spi(struct e1000_hw *hw, u16 offset, u16 words,
73 			 u16 *data);
74 s32  e1000_update_nvm_checksum_generic(struct e1000_hw *hw);
75 void e1000_stop_nvm(struct e1000_hw *hw);
76 void e1000_release_nvm_generic(struct e1000_hw *hw);
77 
78 #define E1000_STM_OPCODE	0xDB00
79 
80 #endif
81