1e443b333SAlexander Shishkin /* 2e443b333SAlexander Shishkin * bits.h - register bits of the ChipIdea USB IP core 3e443b333SAlexander Shishkin * 4e443b333SAlexander Shishkin * Copyright (C) 2008 Chipidea - MIPS Technologies, Inc. All rights reserved. 5e443b333SAlexander Shishkin * 6e443b333SAlexander Shishkin * Author: David Lopo 7e443b333SAlexander Shishkin * 8e443b333SAlexander Shishkin * This program is free software; you can redistribute it and/or modify 9e443b333SAlexander Shishkin * it under the terms of the GNU General Public License version 2 as 10e443b333SAlexander Shishkin * published by the Free Software Foundation. 11e443b333SAlexander Shishkin */ 12e443b333SAlexander Shishkin 13e443b333SAlexander Shishkin #ifndef __DRIVERS_USB_CHIPIDEA_BITS_H 14e443b333SAlexander Shishkin #define __DRIVERS_USB_CHIPIDEA_BITS_H 15e443b333SAlexander Shishkin 16758fc986SAlexander Shishkin #include <linux/usb/ehci_def.h> 17758fc986SAlexander Shishkin 18e443b333SAlexander Shishkin /* HCCPARAMS */ 19e443b333SAlexander Shishkin #define HCCPARAMS_LEN BIT(17) 20e443b333SAlexander Shishkin 21e443b333SAlexander Shishkin /* DCCPARAMS */ 22e443b333SAlexander Shishkin #define DCCPARAMS_DEN (0x1F << 0) 23e443b333SAlexander Shishkin #define DCCPARAMS_DC BIT(7) 24eb70e5abSAlexander Shishkin #define DCCPARAMS_HC BIT(8) 25e443b333SAlexander Shishkin 26e443b333SAlexander Shishkin /* TESTMODE */ 27e443b333SAlexander Shishkin #define TESTMODE_FORCE BIT(0) 28e443b333SAlexander Shishkin 29e443b333SAlexander Shishkin /* USBCMD */ 30e443b333SAlexander Shishkin #define USBCMD_RS BIT(0) 31e443b333SAlexander Shishkin #define USBCMD_RST BIT(1) 32e443b333SAlexander Shishkin #define USBCMD_SUTW BIT(13) 33e443b333SAlexander Shishkin #define USBCMD_ATDTW BIT(14) 34e443b333SAlexander Shishkin 35e443b333SAlexander Shishkin /* USBSTS & USBINTR */ 36e443b333SAlexander Shishkin #define USBi_UI BIT(0) 37e443b333SAlexander Shishkin #define USBi_UEI BIT(1) 38e443b333SAlexander Shishkin #define USBi_PCI BIT(2) 39e443b333SAlexander Shishkin #define USBi_URI BIT(6) 40e443b333SAlexander Shishkin #define USBi_SLI BIT(8) 41e443b333SAlexander Shishkin 42e443b333SAlexander Shishkin /* DEVICEADDR */ 43e443b333SAlexander Shishkin #define DEVICEADDR_USBADRA BIT(24) 44e443b333SAlexander Shishkin #define DEVICEADDR_USBADR (0x7FUL << 25) 45e443b333SAlexander Shishkin 46e443b333SAlexander Shishkin /* PORTSC */ 47e443b333SAlexander Shishkin #define PORTSC_FPR BIT(6) 48e443b333SAlexander Shishkin #define PORTSC_SUSP BIT(7) 49e443b333SAlexander Shishkin #define PORTSC_HSP BIT(9) 50e443b333SAlexander Shishkin #define PORTSC_PTC (0x0FUL << 16) 5140dcd0e8SMichael Grzeschik /* PTS and PTW for non lpm version only */ 5240dcd0e8SMichael Grzeschik #define PORTSC_PTS(d) \ 53dec23dcaSFabio Estevam (u32)((((d) & 0x3) << 30) | (((d) & 0x4) ? BIT(25) : 0)) 5440dcd0e8SMichael Grzeschik #define PORTSC_PTW BIT(28) 5540dcd0e8SMichael Grzeschik #define PORTSC_STS BIT(29) 56e443b333SAlexander Shishkin 57e443b333SAlexander Shishkin /* DEVLC */ 58e443b333SAlexander Shishkin #define DEVLC_PSPD (0x03UL << 25) 59e443b333SAlexander Shishkin #define DEVLC_PSPD_HS (0x02UL << 25) 6040dcd0e8SMichael Grzeschik #define DEVLC_PTW BIT(27) 6140dcd0e8SMichael Grzeschik #define DEVLC_STS BIT(28) 62dec23dcaSFabio Estevam #define DEVLC_PTS(d) (u32)(((d) & 0x7) << 29) 6340dcd0e8SMichael Grzeschik 6440dcd0e8SMichael Grzeschik /* Encoding for DEVLC_PTS and PORTSC_PTS */ 6540dcd0e8SMichael Grzeschik #define PTS_UTMI 0 6640dcd0e8SMichael Grzeschik #define PTS_ULPI 2 6740dcd0e8SMichael Grzeschik #define PTS_SERIAL 3 6840dcd0e8SMichael Grzeschik #define PTS_HSIC 4 69e443b333SAlexander Shishkin 705f36e231SAlexander Shishkin /* OTGSC */ 715f36e231SAlexander Shishkin #define OTGSC_IDPU BIT(5) 725f36e231SAlexander Shishkin #define OTGSC_ID BIT(8) 735f36e231SAlexander Shishkin #define OTGSC_AVV BIT(9) 745f36e231SAlexander Shishkin #define OTGSC_ASV BIT(10) 755f36e231SAlexander Shishkin #define OTGSC_BSV BIT(11) 765f36e231SAlexander Shishkin #define OTGSC_BSE BIT(12) 775f36e231SAlexander Shishkin #define OTGSC_IDIS BIT(16) 785f36e231SAlexander Shishkin #define OTGSC_AVVIS BIT(17) 795f36e231SAlexander Shishkin #define OTGSC_ASVIS BIT(18) 805f36e231SAlexander Shishkin #define OTGSC_BSVIS BIT(19) 815f36e231SAlexander Shishkin #define OTGSC_BSEIS BIT(20) 82*c10b4f03SPeter Chen #define OTGSC_1MSIS BIT(21) 83*c10b4f03SPeter Chen #define OTGSC_DPIS BIT(22) 845f36e231SAlexander Shishkin #define OTGSC_IDIE BIT(24) 855f36e231SAlexander Shishkin #define OTGSC_AVVIE BIT(25) 865f36e231SAlexander Shishkin #define OTGSC_ASVIE BIT(26) 875f36e231SAlexander Shishkin #define OTGSC_BSVIE BIT(27) 885f36e231SAlexander Shishkin #define OTGSC_BSEIE BIT(28) 89*c10b4f03SPeter Chen #define OTGSC_1MSIE BIT(29) 90*c10b4f03SPeter Chen #define OTGSC_DPIE BIT(30) 91*c10b4f03SPeter Chen #define OTGSC_INT_EN_BITS (OTGSC_IDIE | OTGSC_AVVIE | OTGSC_ASVIE \ 92*c10b4f03SPeter Chen | OTGSC_BSVIE | OTGSC_BSEIE | OTGSC_1MSIE \ 93*c10b4f03SPeter Chen | OTGSC_DPIE) 94*c10b4f03SPeter Chen #define OTGSC_INT_STATUS_BITS (OTGSC_IDIS | OTGSC_AVVIS | OTGSC_ASVIS \ 95*c10b4f03SPeter Chen | OTGSC_BSVIS | OTGSC_BSEIS | OTGSC_1MSIS \ 96*c10b4f03SPeter Chen | OTGSC_DPIS) 975f36e231SAlexander Shishkin 98e443b333SAlexander Shishkin /* USBMODE */ 99e443b333SAlexander Shishkin #define USBMODE_CM (0x03UL << 0) 100758fc986SAlexander Shishkin #define USBMODE_CM_DC (0x02UL << 0) 101e443b333SAlexander Shishkin #define USBMODE_SLOM BIT(3) 102758fc986SAlexander Shishkin #define USBMODE_CI_SDIS BIT(4) 103e443b333SAlexander Shishkin 104e443b333SAlexander Shishkin /* ENDPTCTRL */ 105e443b333SAlexander Shishkin #define ENDPTCTRL_RXS BIT(0) 106e443b333SAlexander Shishkin #define ENDPTCTRL_RXT (0x03UL << 2) 107e443b333SAlexander Shishkin #define ENDPTCTRL_RXR BIT(6) /* reserved for port 0 */ 108e443b333SAlexander Shishkin #define ENDPTCTRL_RXE BIT(7) 109e443b333SAlexander Shishkin #define ENDPTCTRL_TXS BIT(16) 110e443b333SAlexander Shishkin #define ENDPTCTRL_TXT (0x03UL << 18) 111e443b333SAlexander Shishkin #define ENDPTCTRL_TXR BIT(22) /* reserved for port 0 */ 112e443b333SAlexander Shishkin #define ENDPTCTRL_TXE BIT(23) 113e443b333SAlexander Shishkin 114e443b333SAlexander Shishkin #endif /* __DRIVERS_USB_CHIPIDEA_BITS_H */ 115