1c942fddfSThomas Gleixner // SPDX-License-Identifier: GPL-2.0-or-later
2b285192aSMauro Carvalho Chehab /*
3b285192aSMauro Carvalho Chehab * cx18 init/start/stop/exit stream functions
4b285192aSMauro Carvalho Chehab *
5b285192aSMauro Carvalho Chehab * Derived from ivtv-streams.c
6b285192aSMauro Carvalho Chehab *
7b285192aSMauro Carvalho Chehab * Copyright (C) 2007 Hans Verkuil <hverkuil@xs4all.nl>
8b285192aSMauro Carvalho Chehab * Copyright (C) 2008 Andy Walls <awalls@md.metrocast.net>
9b285192aSMauro Carvalho Chehab */
10b285192aSMauro Carvalho Chehab
11b285192aSMauro Carvalho Chehab #include "cx18-driver.h"
12b285192aSMauro Carvalho Chehab #include "cx18-io.h"
13b285192aSMauro Carvalho Chehab #include "cx18-fileops.h"
14b285192aSMauro Carvalho Chehab #include "cx18-mailbox.h"
15b285192aSMauro Carvalho Chehab #include "cx18-i2c.h"
16b285192aSMauro Carvalho Chehab #include "cx18-queue.h"
17b285192aSMauro Carvalho Chehab #include "cx18-ioctl.h"
18b285192aSMauro Carvalho Chehab #include "cx18-streams.h"
19b285192aSMauro Carvalho Chehab #include "cx18-cards.h"
20b285192aSMauro Carvalho Chehab #include "cx18-scb.h"
21b285192aSMauro Carvalho Chehab #include "cx18-dvb.h"
22b285192aSMauro Carvalho Chehab
23b285192aSMauro Carvalho Chehab #define CX18_DSP0_INTERRUPT_MASK 0xd0004C
24b285192aSMauro Carvalho Chehab
25e66fb184SBhumika Goyal static const struct v4l2_file_operations cx18_v4l2_enc_fops = {
26b285192aSMauro Carvalho Chehab .owner = THIS_MODULE,
27b285192aSMauro Carvalho Chehab .read = cx18_v4l2_read,
28b285192aSMauro Carvalho Chehab .open = cx18_v4l2_open,
29b285192aSMauro Carvalho Chehab .unlocked_ioctl = video_ioctl2,
30b285192aSMauro Carvalho Chehab .release = cx18_v4l2_close,
31b285192aSMauro Carvalho Chehab .poll = cx18_v4l2_enc_poll,
32643e8350SHans Verkuil };
33643e8350SHans Verkuil
34643e8350SHans Verkuil static const struct v4l2_file_operations cx18_v4l2_enc_yuv_fops = {
35643e8350SHans Verkuil .owner = THIS_MODULE,
36643e8350SHans Verkuil .open = cx18_v4l2_open,
37643e8350SHans Verkuil .unlocked_ioctl = video_ioctl2,
38643e8350SHans Verkuil .release = cx18_v4l2_close,
39643e8350SHans Verkuil .poll = vb2_fop_poll,
40643e8350SHans Verkuil .read = vb2_fop_read,
41643e8350SHans Verkuil .mmap = vb2_fop_mmap,
42b285192aSMauro Carvalho Chehab };
43b285192aSMauro Carvalho Chehab
44b285192aSMauro Carvalho Chehab /* offset from 0 to register ts v4l2 minors on */
45b285192aSMauro Carvalho Chehab #define CX18_V4L2_ENC_TS_OFFSET 16
46b285192aSMauro Carvalho Chehab /* offset from 0 to register pcm v4l2 minors on */
47b285192aSMauro Carvalho Chehab #define CX18_V4L2_ENC_PCM_OFFSET 24
48b285192aSMauro Carvalho Chehab /* offset from 0 to register yuv v4l2 minors on */
49b285192aSMauro Carvalho Chehab #define CX18_V4L2_ENC_YUV_OFFSET 32
50b285192aSMauro Carvalho Chehab
51b285192aSMauro Carvalho Chehab static struct {
52b285192aSMauro Carvalho Chehab const char *name;
53b285192aSMauro Carvalho Chehab int vfl_type;
54b285192aSMauro Carvalho Chehab int num_offset;
55b285192aSMauro Carvalho Chehab int dma;
56dfdf780bSHans Verkuil u32 caps;
57b285192aSMauro Carvalho Chehab } cx18_stream_info[] = {
58b285192aSMauro Carvalho Chehab { /* CX18_ENC_STREAM_TYPE_MPG */
59b285192aSMauro Carvalho Chehab "encoder MPEG",
603e30a927SHans Verkuil VFL_TYPE_VIDEO, 0,
61887069f4SChristophe JAILLET DMA_FROM_DEVICE,
62dfdf780bSHans Verkuil V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_READWRITE |
63dfdf780bSHans Verkuil V4L2_CAP_AUDIO | V4L2_CAP_TUNER
64b285192aSMauro Carvalho Chehab },
65b285192aSMauro Carvalho Chehab { /* CX18_ENC_STREAM_TYPE_TS */
66b285192aSMauro Carvalho Chehab "TS",
673e30a927SHans Verkuil VFL_TYPE_VIDEO, -1,
68887069f4SChristophe JAILLET DMA_FROM_DEVICE,
69b285192aSMauro Carvalho Chehab },
70b285192aSMauro Carvalho Chehab { /* CX18_ENC_STREAM_TYPE_YUV */
71b285192aSMauro Carvalho Chehab "encoder YUV",
723e30a927SHans Verkuil VFL_TYPE_VIDEO, CX18_V4L2_ENC_YUV_OFFSET,
73887069f4SChristophe JAILLET DMA_FROM_DEVICE,
74dfdf780bSHans Verkuil V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_READWRITE |
75dfdf780bSHans Verkuil V4L2_CAP_STREAMING | V4L2_CAP_AUDIO | V4L2_CAP_TUNER
76b285192aSMauro Carvalho Chehab },
77b285192aSMauro Carvalho Chehab { /* CX18_ENC_STREAM_TYPE_VBI */
78b285192aSMauro Carvalho Chehab "encoder VBI",
79b285192aSMauro Carvalho Chehab VFL_TYPE_VBI, 0,
80887069f4SChristophe JAILLET DMA_FROM_DEVICE,
81dfdf780bSHans Verkuil V4L2_CAP_VBI_CAPTURE | V4L2_CAP_SLICED_VBI_CAPTURE |
82832c49e9SHans Verkuil V4L2_CAP_READWRITE | V4L2_CAP_AUDIO | V4L2_CAP_TUNER
83b285192aSMauro Carvalho Chehab },
84b285192aSMauro Carvalho Chehab { /* CX18_ENC_STREAM_TYPE_PCM */
85b285192aSMauro Carvalho Chehab "encoder PCM audio",
863e30a927SHans Verkuil VFL_TYPE_VIDEO, CX18_V4L2_ENC_PCM_OFFSET,
87887069f4SChristophe JAILLET DMA_FROM_DEVICE,
882b4fd3edSHans Verkuil V4L2_CAP_TUNER | V4L2_CAP_AUDIO | V4L2_CAP_READWRITE,
89b285192aSMauro Carvalho Chehab },
90b285192aSMauro Carvalho Chehab { /* CX18_ENC_STREAM_TYPE_IDX */
91b285192aSMauro Carvalho Chehab "encoder IDX",
923e30a927SHans Verkuil VFL_TYPE_VIDEO, -1,
93887069f4SChristophe JAILLET DMA_FROM_DEVICE,
94b285192aSMauro Carvalho Chehab },
95b285192aSMauro Carvalho Chehab { /* CX18_ENC_STREAM_TYPE_RAD */
96b285192aSMauro Carvalho Chehab "encoder radio",
97b285192aSMauro Carvalho Chehab VFL_TYPE_RADIO, 0,
98887069f4SChristophe JAILLET DMA_NONE,
99dfdf780bSHans Verkuil V4L2_CAP_RADIO | V4L2_CAP_TUNER
100b285192aSMauro Carvalho Chehab },
101b285192aSMauro Carvalho Chehab };
102b285192aSMauro Carvalho Chehab
cx18_queue_setup(struct vb2_queue * vq,unsigned int * nbuffers,unsigned int * nplanes,unsigned int sizes[],struct device * alloc_devs[])103643e8350SHans Verkuil static int cx18_queue_setup(struct vb2_queue *vq,
104643e8350SHans Verkuil unsigned int *nbuffers, unsigned int *nplanes,
105643e8350SHans Verkuil unsigned int sizes[], struct device *alloc_devs[])
106b285192aSMauro Carvalho Chehab {
107ad3d85a1SBenjamin Gaignard unsigned int q_num_bufs = vb2_get_num_buffers(vq);
108643e8350SHans Verkuil struct cx18_stream *s = vb2_get_drv_priv(vq);
109b285192aSMauro Carvalho Chehab struct cx18 *cx = s->cx;
110643e8350SHans Verkuil unsigned int szimage;
111b285192aSMauro Carvalho Chehab
112643e8350SHans Verkuil /*
113643e8350SHans Verkuil * HM12 YUV size is (Y=(h*720) + UV=(h*(720/2)))
114643e8350SHans Verkuil * UYUV YUV size is (Y=(h*720) + UV=(h*(720)))
115b285192aSMauro Carvalho Chehab */
116643e8350SHans Verkuil if (s->pixelformat == V4L2_PIX_FMT_NV12_16L16)
117643e8350SHans Verkuil szimage = cx->cxhdl.height * 720 * 3 / 2;
118643e8350SHans Verkuil else
119643e8350SHans Verkuil szimage = cx->cxhdl.height * 720 * 2;
120b285192aSMauro Carvalho Chehab
121643e8350SHans Verkuil /*
122643e8350SHans Verkuil * Let's request at least three buffers: two for the
123643e8350SHans Verkuil * DMA engine and one for userspace.
124643e8350SHans Verkuil */
125ad3d85a1SBenjamin Gaignard if (q_num_bufs + *nbuffers < 3)
126ad3d85a1SBenjamin Gaignard *nbuffers = 3 - q_num_bufs;
127b285192aSMauro Carvalho Chehab
128643e8350SHans Verkuil if (*nplanes) {
129643e8350SHans Verkuil if (*nplanes != 1 || sizes[0] < szimage)
130643e8350SHans Verkuil return -EINVAL;
131b285192aSMauro Carvalho Chehab return 0;
132b285192aSMauro Carvalho Chehab }
133b285192aSMauro Carvalho Chehab
134643e8350SHans Verkuil sizes[0] = szimage;
135643e8350SHans Verkuil *nplanes = 1;
136643e8350SHans Verkuil return 0;
137643e8350SHans Verkuil }
138643e8350SHans Verkuil
cx18_buf_queue(struct vb2_buffer * vb)139643e8350SHans Verkuil static void cx18_buf_queue(struct vb2_buffer *vb)
140b285192aSMauro Carvalho Chehab {
141643e8350SHans Verkuil struct cx18_stream *s = vb2_get_drv_priv(vb->vb2_queue);
142643e8350SHans Verkuil struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
143643e8350SHans Verkuil struct cx18_vb2_buffer *buf =
144643e8350SHans Verkuil container_of(vbuf, struct cx18_vb2_buffer, vb);
145643e8350SHans Verkuil unsigned long flags;
146643e8350SHans Verkuil
147643e8350SHans Verkuil spin_lock_irqsave(&s->vb_lock, flags);
148643e8350SHans Verkuil list_add_tail(&buf->list, &s->vb_capture);
149643e8350SHans Verkuil spin_unlock_irqrestore(&s->vb_lock, flags);
150643e8350SHans Verkuil }
151643e8350SHans Verkuil
cx18_buf_prepare(struct vb2_buffer * vb)152643e8350SHans Verkuil static int cx18_buf_prepare(struct vb2_buffer *vb)
153643e8350SHans Verkuil {
154643e8350SHans Verkuil struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
155643e8350SHans Verkuil struct cx18_stream *s = vb2_get_drv_priv(vb->vb2_queue);
156b285192aSMauro Carvalho Chehab struct cx18 *cx = s->cx;
157643e8350SHans Verkuil unsigned int size;
158b285192aSMauro Carvalho Chehab
159643e8350SHans Verkuil /*
160643e8350SHans Verkuil * HM12 YUV size is (Y=(h*720) + UV=(h*(720/2)))
161643e8350SHans Verkuil * UYUV YUV size is (Y=(h*720) + UV=(h*(720)))
162643e8350SHans Verkuil */
163643e8350SHans Verkuil if (s->pixelformat == V4L2_PIX_FMT_NV12_16L16)
164643e8350SHans Verkuil size = cx->cxhdl.height * 720 * 3 / 2;
165643e8350SHans Verkuil else
166643e8350SHans Verkuil size = cx->cxhdl.height * 720 * 2;
167643e8350SHans Verkuil
168643e8350SHans Verkuil if (vb2_plane_size(vb, 0) < size)
169643e8350SHans Verkuil return -EINVAL;
170643e8350SHans Verkuil vb2_set_plane_payload(vb, 0, size);
171643e8350SHans Verkuil vbuf->field = V4L2_FIELD_INTERLACED;
172643e8350SHans Verkuil return 0;
173b285192aSMauro Carvalho Chehab }
174b285192aSMauro Carvalho Chehab
cx18_clear_queue(struct cx18_stream * s,enum vb2_buffer_state state)175643e8350SHans Verkuil void cx18_clear_queue(struct cx18_stream *s, enum vb2_buffer_state state)
176b285192aSMauro Carvalho Chehab {
177643e8350SHans Verkuil while (!list_empty(&s->vb_capture)) {
178643e8350SHans Verkuil struct cx18_vb2_buffer *buf;
179b285192aSMauro Carvalho Chehab
180643e8350SHans Verkuil buf = list_first_entry(&s->vb_capture,
181643e8350SHans Verkuil struct cx18_vb2_buffer, list);
182643e8350SHans Verkuil list_del(&buf->list);
183643e8350SHans Verkuil vb2_buffer_done(&buf->vb.vb2_buf, state);
184643e8350SHans Verkuil }
185b285192aSMauro Carvalho Chehab }
186b285192aSMauro Carvalho Chehab
cx18_start_streaming(struct vb2_queue * vq,unsigned int count)187643e8350SHans Verkuil static int cx18_start_streaming(struct vb2_queue *vq, unsigned int count)
188b285192aSMauro Carvalho Chehab {
189643e8350SHans Verkuil struct v4l2_fh *owner = vq->owner;
190643e8350SHans Verkuil struct cx18_stream *s = vb2_get_drv_priv(vq);
191643e8350SHans Verkuil unsigned long flags;
192643e8350SHans Verkuil int rc;
193b285192aSMauro Carvalho Chehab
194643e8350SHans Verkuil if (WARN_ON(!owner)) {
195643e8350SHans Verkuil rc = -EIO;
196643e8350SHans Verkuil goto clear_queue;
197b285192aSMauro Carvalho Chehab }
198b285192aSMauro Carvalho Chehab
199643e8350SHans Verkuil s->sequence = 0;
200643e8350SHans Verkuil rc = cx18_start_capture(fh2id(owner));
201643e8350SHans Verkuil if (!rc) {
202643e8350SHans Verkuil /* Establish a buffer timeout */
203643e8350SHans Verkuil mod_timer(&s->vb_timeout, msecs_to_jiffies(2000) + jiffies);
204643e8350SHans Verkuil return 0;
205643e8350SHans Verkuil }
206643e8350SHans Verkuil
207643e8350SHans Verkuil clear_queue:
208643e8350SHans Verkuil spin_lock_irqsave(&s->vb_lock, flags);
209643e8350SHans Verkuil cx18_clear_queue(s, VB2_BUF_STATE_QUEUED);
210643e8350SHans Verkuil spin_unlock_irqrestore(&s->vb_lock, flags);
211643e8350SHans Verkuil return rc;
212643e8350SHans Verkuil }
213643e8350SHans Verkuil
cx18_stop_streaming(struct vb2_queue * vq)214643e8350SHans Verkuil static void cx18_stop_streaming(struct vb2_queue *vq)
215643e8350SHans Verkuil {
216643e8350SHans Verkuil struct cx18_stream *s = vb2_get_drv_priv(vq);
217643e8350SHans Verkuil unsigned long flags;
218643e8350SHans Verkuil
219643e8350SHans Verkuil cx18_stop_capture(s, 0);
220643e8350SHans Verkuil timer_delete_sync(&s->vb_timeout);
221643e8350SHans Verkuil spin_lock_irqsave(&s->vb_lock, flags);
222643e8350SHans Verkuil cx18_clear_queue(s, VB2_BUF_STATE_ERROR);
223643e8350SHans Verkuil spin_unlock_irqrestore(&s->vb_lock, flags);
224643e8350SHans Verkuil }
225643e8350SHans Verkuil
226643e8350SHans Verkuil static const struct vb2_ops cx18_vb2_qops = {
227643e8350SHans Verkuil .queue_setup = cx18_queue_setup,
228643e8350SHans Verkuil .buf_queue = cx18_buf_queue,
229643e8350SHans Verkuil .buf_prepare = cx18_buf_prepare,
230643e8350SHans Verkuil .start_streaming = cx18_start_streaming,
231643e8350SHans Verkuil .stop_streaming = cx18_stop_streaming,
232643e8350SHans Verkuil .wait_prepare = vb2_ops_wait_prepare,
233643e8350SHans Verkuil .wait_finish = vb2_ops_wait_finish,
234b285192aSMauro Carvalho Chehab };
235b285192aSMauro Carvalho Chehab
cx18_stream_init(struct cx18 * cx,int type)236643e8350SHans Verkuil static int cx18_stream_init(struct cx18 *cx, int type)
237b285192aSMauro Carvalho Chehab {
238b285192aSMauro Carvalho Chehab struct cx18_stream *s = &cx->streams[type];
239643e8350SHans Verkuil int err = 0;
240b285192aSMauro Carvalho Chehab
241b285192aSMauro Carvalho Chehab memset(s, 0, sizeof(*s));
242b285192aSMauro Carvalho Chehab
243b285192aSMauro Carvalho Chehab /* initialize cx18_stream fields */
244b285192aSMauro Carvalho Chehab s->dvb = NULL;
245b285192aSMauro Carvalho Chehab s->cx = cx;
246b285192aSMauro Carvalho Chehab s->type = type;
247b285192aSMauro Carvalho Chehab s->name = cx18_stream_info[type].name;
248b285192aSMauro Carvalho Chehab s->handle = CX18_INVALID_TASK_HANDLE;
249b285192aSMauro Carvalho Chehab
250b285192aSMauro Carvalho Chehab s->dma = cx18_stream_info[type].dma;
251dfdf780bSHans Verkuil s->v4l2_dev_caps = cx18_stream_info[type].caps;
252b285192aSMauro Carvalho Chehab s->buffers = cx->stream_buffers[type];
253b285192aSMauro Carvalho Chehab s->buf_size = cx->stream_buf_size[type];
254b285192aSMauro Carvalho Chehab INIT_LIST_HEAD(&s->buf_pool);
255b285192aSMauro Carvalho Chehab s->bufs_per_mdl = 1;
256b285192aSMauro Carvalho Chehab s->mdl_size = s->buf_size * s->bufs_per_mdl;
257b285192aSMauro Carvalho Chehab
258b285192aSMauro Carvalho Chehab init_waitqueue_head(&s->waitq);
259b285192aSMauro Carvalho Chehab s->id = -1;
260b285192aSMauro Carvalho Chehab spin_lock_init(&s->q_free.lock);
261b285192aSMauro Carvalho Chehab cx18_queue_init(&s->q_free);
262b285192aSMauro Carvalho Chehab spin_lock_init(&s->q_busy.lock);
263b285192aSMauro Carvalho Chehab cx18_queue_init(&s->q_busy);
264b285192aSMauro Carvalho Chehab spin_lock_init(&s->q_full.lock);
265b285192aSMauro Carvalho Chehab cx18_queue_init(&s->q_full);
266b285192aSMauro Carvalho Chehab spin_lock_init(&s->q_idle.lock);
267b285192aSMauro Carvalho Chehab cx18_queue_init(&s->q_idle);
268b285192aSMauro Carvalho Chehab
269b285192aSMauro Carvalho Chehab INIT_WORK(&s->out_work_order, cx18_out_work_handler);
270b285192aSMauro Carvalho Chehab
271b285192aSMauro Carvalho Chehab INIT_LIST_HEAD(&s->vb_capture);
272162e6376SKees Cook timer_setup(&s->vb_timeout, cx18_vb_timeout, 0);
273b285192aSMauro Carvalho Chehab spin_lock_init(&s->vb_lock);
274b285192aSMauro Carvalho Chehab
275643e8350SHans Verkuil if (type == CX18_ENC_STREAM_TYPE_YUV) {
276b285192aSMauro Carvalho Chehab s->vb_type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
277b285192aSMauro Carvalho Chehab
278b285192aSMauro Carvalho Chehab /* Assume the previous pixel default */
27978eee7b5SEzequiel Garcia s->pixelformat = V4L2_PIX_FMT_NV12_16L16;
280b285192aSMauro Carvalho Chehab s->vb_bytes_per_frame = cx->cxhdl.height * 720 * 3 / 2;
2813a29a4f1SHans Verkuil s->vb_bytes_per_line = 720;
282643e8350SHans Verkuil
283643e8350SHans Verkuil s->vidq.io_modes = VB2_READ | VB2_MMAP | VB2_DMABUF;
284643e8350SHans Verkuil s->vidq.type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
285643e8350SHans Verkuil s->vidq.drv_priv = s;
286643e8350SHans Verkuil s->vidq.buf_struct_size = sizeof(struct cx18_vb2_buffer);
287643e8350SHans Verkuil s->vidq.ops = &cx18_vb2_qops;
288643e8350SHans Verkuil s->vidq.mem_ops = &vb2_vmalloc_memops;
289643e8350SHans Verkuil s->vidq.timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC;
290*80c2b40aSBenjamin Gaignard s->vidq.min_queued_buffers = 2;
291643e8350SHans Verkuil s->vidq.gfp_flags = GFP_DMA32;
292643e8350SHans Verkuil s->vidq.dev = &cx->pci_dev->dev;
293643e8350SHans Verkuil s->vidq.lock = &cx->serialize_lock;
294643e8350SHans Verkuil
295643e8350SHans Verkuil err = vb2_queue_init(&s->vidq);
296643e8350SHans Verkuil if (err)
297643e8350SHans Verkuil v4l2_err(&cx->v4l2_dev, "cannot init vb2 queue\n");
298643e8350SHans Verkuil s->video_dev.queue = &s->vidq;
299b285192aSMauro Carvalho Chehab }
300643e8350SHans Verkuil return err;
301b285192aSMauro Carvalho Chehab }
302b285192aSMauro Carvalho Chehab
cx18_prep_dev(struct cx18 * cx,int type)303b285192aSMauro Carvalho Chehab static int cx18_prep_dev(struct cx18 *cx, int type)
304b285192aSMauro Carvalho Chehab {
305b285192aSMauro Carvalho Chehab struct cx18_stream *s = &cx->streams[type];
306b285192aSMauro Carvalho Chehab u32 cap = cx->v4l2_cap;
307b285192aSMauro Carvalho Chehab int num_offset = cx18_stream_info[type].num_offset;
308b285192aSMauro Carvalho Chehab int num = cx->instance + cx18_first_minor + num_offset;
309643e8350SHans Verkuil int err;
310b285192aSMauro Carvalho Chehab
311b285192aSMauro Carvalho Chehab /*
312b285192aSMauro Carvalho Chehab * These five fields are always initialized.
31308569d64SHans Verkuil * For analog capture related streams, if video_dev.v4l2_dev == NULL then the
314b285192aSMauro Carvalho Chehab * stream is not in use.
315b285192aSMauro Carvalho Chehab * For the TS stream, if dvb == NULL then the stream is not in use.
316b285192aSMauro Carvalho Chehab * In those cases no other fields but these four can be used.
317b285192aSMauro Carvalho Chehab */
31808569d64SHans Verkuil s->video_dev.v4l2_dev = NULL;
319b285192aSMauro Carvalho Chehab s->dvb = NULL;
320b285192aSMauro Carvalho Chehab s->cx = cx;
321b285192aSMauro Carvalho Chehab s->type = type;
322b285192aSMauro Carvalho Chehab s->name = cx18_stream_info[type].name;
323b285192aSMauro Carvalho Chehab
324b285192aSMauro Carvalho Chehab /* Check whether the radio is supported */
325b285192aSMauro Carvalho Chehab if (type == CX18_ENC_STREAM_TYPE_RAD && !(cap & V4L2_CAP_RADIO))
326b285192aSMauro Carvalho Chehab return 0;
327b285192aSMauro Carvalho Chehab
328b285192aSMauro Carvalho Chehab /* Check whether VBI is supported */
329b285192aSMauro Carvalho Chehab if (type == CX18_ENC_STREAM_TYPE_VBI &&
330b285192aSMauro Carvalho Chehab !(cap & (V4L2_CAP_VBI_CAPTURE | V4L2_CAP_SLICED_VBI_CAPTURE)))
331b285192aSMauro Carvalho Chehab return 0;
332b285192aSMauro Carvalho Chehab
333b285192aSMauro Carvalho Chehab /* User explicitly selected 0 buffers for these streams, so don't
334b285192aSMauro Carvalho Chehab create them. */
335887069f4SChristophe JAILLET if (cx18_stream_info[type].dma != DMA_NONE &&
336b285192aSMauro Carvalho Chehab cx->stream_buffers[type] == 0) {
337b285192aSMauro Carvalho Chehab CX18_INFO("Disabled %s device\n", cx18_stream_info[type].name);
338b285192aSMauro Carvalho Chehab return 0;
339b285192aSMauro Carvalho Chehab }
340b285192aSMauro Carvalho Chehab
341643e8350SHans Verkuil err = cx18_stream_init(cx, type);
342643e8350SHans Verkuil if (err)
343643e8350SHans Verkuil return err;
344b285192aSMauro Carvalho Chehab
345b285192aSMauro Carvalho Chehab /* Allocate the cx18_dvb struct only for the TS on cards with DTV */
346b285192aSMauro Carvalho Chehab if (type == CX18_ENC_STREAM_TYPE_TS) {
347b285192aSMauro Carvalho Chehab if (cx->card->hw_all & CX18_HW_DVB) {
348b285192aSMauro Carvalho Chehab s->dvb = kzalloc(sizeof(struct cx18_dvb), GFP_KERNEL);
349b285192aSMauro Carvalho Chehab if (s->dvb == NULL) {
3506beb1388SMauro Carvalho Chehab CX18_ERR("Couldn't allocate cx18_dvb structure for %s\n",
3516beb1388SMauro Carvalho Chehab s->name);
352b285192aSMauro Carvalho Chehab return -ENOMEM;
353b285192aSMauro Carvalho Chehab }
354b285192aSMauro Carvalho Chehab } else {
355b285192aSMauro Carvalho Chehab /* Don't need buffers for the TS, if there is no DVB */
356b285192aSMauro Carvalho Chehab s->buffers = 0;
357b285192aSMauro Carvalho Chehab }
358b285192aSMauro Carvalho Chehab }
359b285192aSMauro Carvalho Chehab
360b285192aSMauro Carvalho Chehab if (num_offset == -1)
361b285192aSMauro Carvalho Chehab return 0;
362b285192aSMauro Carvalho Chehab
36308569d64SHans Verkuil /* initialize the v4l2 video device structure */
36408569d64SHans Verkuil snprintf(s->video_dev.name, sizeof(s->video_dev.name), "%s %s",
365b285192aSMauro Carvalho Chehab cx->v4l2_dev.name, s->name);
366b285192aSMauro Carvalho Chehab
36708569d64SHans Verkuil s->video_dev.num = num;
36808569d64SHans Verkuil s->video_dev.v4l2_dev = &cx->v4l2_dev;
369643e8350SHans Verkuil if (type == CX18_ENC_STREAM_TYPE_YUV)
370643e8350SHans Verkuil s->video_dev.fops = &cx18_v4l2_enc_yuv_fops;
371643e8350SHans Verkuil else
37208569d64SHans Verkuil s->video_dev.fops = &cx18_v4l2_enc_fops;
37308569d64SHans Verkuil s->video_dev.release = video_device_release_empty;
3743a29a4f1SHans Verkuil if (cx->card->video_inputs->video_type == CX18_CARD_INPUT_VID_TUNER)
3753a29a4f1SHans Verkuil s->video_dev.tvnorms = cx->tuner_std;
3763a29a4f1SHans Verkuil else
37708569d64SHans Verkuil s->video_dev.tvnorms = V4L2_STD_ALL;
37808569d64SHans Verkuil s->video_dev.lock = &cx->serialize_lock;
37908569d64SHans Verkuil cx18_set_funcs(&s->video_dev);
380b285192aSMauro Carvalho Chehab return 0;
381b285192aSMauro Carvalho Chehab }
382b285192aSMauro Carvalho Chehab
383b285192aSMauro Carvalho Chehab /* Initialize v4l2 variables and register v4l2 devices */
cx18_streams_setup(struct cx18 * cx)384b285192aSMauro Carvalho Chehab int cx18_streams_setup(struct cx18 *cx)
385b285192aSMauro Carvalho Chehab {
386b285192aSMauro Carvalho Chehab int type, ret;
387b285192aSMauro Carvalho Chehab
388b285192aSMauro Carvalho Chehab /* Setup V4L2 Devices */
389b285192aSMauro Carvalho Chehab for (type = 0; type < CX18_MAX_STREAMS; type++) {
390b285192aSMauro Carvalho Chehab /* Prepare device */
391b285192aSMauro Carvalho Chehab ret = cx18_prep_dev(cx, type);
392b285192aSMauro Carvalho Chehab if (ret < 0)
393b285192aSMauro Carvalho Chehab break;
394b285192aSMauro Carvalho Chehab
395b285192aSMauro Carvalho Chehab /* Allocate Stream */
396b285192aSMauro Carvalho Chehab ret = cx18_stream_alloc(&cx->streams[type]);
397b285192aSMauro Carvalho Chehab if (ret < 0)
398b285192aSMauro Carvalho Chehab break;
399b285192aSMauro Carvalho Chehab }
400b285192aSMauro Carvalho Chehab if (type == CX18_MAX_STREAMS)
401b285192aSMauro Carvalho Chehab return 0;
402b285192aSMauro Carvalho Chehab
403b285192aSMauro Carvalho Chehab /* One or more streams could not be initialized. Clean 'em all up. */
404b285192aSMauro Carvalho Chehab cx18_streams_cleanup(cx, 0);
405b285192aSMauro Carvalho Chehab return ret;
406b285192aSMauro Carvalho Chehab }
407b285192aSMauro Carvalho Chehab
cx18_reg_dev(struct cx18 * cx,int type)408b285192aSMauro Carvalho Chehab static int cx18_reg_dev(struct cx18 *cx, int type)
409b285192aSMauro Carvalho Chehab {
410b285192aSMauro Carvalho Chehab struct cx18_stream *s = &cx->streams[type];
411b285192aSMauro Carvalho Chehab int vfl_type = cx18_stream_info[type].vfl_type;
412b285192aSMauro Carvalho Chehab const char *name;
413b285192aSMauro Carvalho Chehab int num, ret;
414b285192aSMauro Carvalho Chehab
415b285192aSMauro Carvalho Chehab if (type == CX18_ENC_STREAM_TYPE_TS && s->dvb != NULL) {
416b285192aSMauro Carvalho Chehab ret = cx18_dvb_register(s);
417b285192aSMauro Carvalho Chehab if (ret < 0) {
418b285192aSMauro Carvalho Chehab CX18_ERR("DVB failed to register\n");
419b285192aSMauro Carvalho Chehab return ret;
420b285192aSMauro Carvalho Chehab }
421b285192aSMauro Carvalho Chehab }
422b285192aSMauro Carvalho Chehab
42308569d64SHans Verkuil if (s->video_dev.v4l2_dev == NULL)
424b285192aSMauro Carvalho Chehab return 0;
425b285192aSMauro Carvalho Chehab
42608569d64SHans Verkuil num = s->video_dev.num;
42721615365SHans Verkuil s->video_dev.device_caps = s->v4l2_dev_caps; /* device capabilities */
428b285192aSMauro Carvalho Chehab /* card number + user defined offset + device offset */
429b285192aSMauro Carvalho Chehab if (type != CX18_ENC_STREAM_TYPE_MPG) {
430b285192aSMauro Carvalho Chehab struct cx18_stream *s_mpg = &cx->streams[CX18_ENC_STREAM_TYPE_MPG];
431b285192aSMauro Carvalho Chehab
43208569d64SHans Verkuil if (s_mpg->video_dev.v4l2_dev)
43308569d64SHans Verkuil num = s_mpg->video_dev.num
434b285192aSMauro Carvalho Chehab + cx18_stream_info[type].num_offset;
435b285192aSMauro Carvalho Chehab }
43608569d64SHans Verkuil video_set_drvdata(&s->video_dev, s);
437b285192aSMauro Carvalho Chehab
438b285192aSMauro Carvalho Chehab /* Register device. First try the desired minor, then any free one. */
43908569d64SHans Verkuil ret = video_register_device_no_warn(&s->video_dev, vfl_type, num);
440b285192aSMauro Carvalho Chehab if (ret < 0) {
441b285192aSMauro Carvalho Chehab CX18_ERR("Couldn't register v4l2 device for %s (device node number %d)\n",
442b285192aSMauro Carvalho Chehab s->name, num);
44308569d64SHans Verkuil s->video_dev.v4l2_dev = NULL;
444b285192aSMauro Carvalho Chehab return ret;
445b285192aSMauro Carvalho Chehab }
446b285192aSMauro Carvalho Chehab
44708569d64SHans Verkuil name = video_device_node_name(&s->video_dev);
448b285192aSMauro Carvalho Chehab
449b285192aSMauro Carvalho Chehab switch (vfl_type) {
4503e30a927SHans Verkuil case VFL_TYPE_VIDEO:
451b285192aSMauro Carvalho Chehab CX18_INFO("Registered device %s for %s (%d x %d.%02d kB)\n",
452b285192aSMauro Carvalho Chehab name, s->name, cx->stream_buffers[type],
453b285192aSMauro Carvalho Chehab cx->stream_buf_size[type] / 1024,
454b285192aSMauro Carvalho Chehab (cx->stream_buf_size[type] * 100 / 1024) % 100);
455b285192aSMauro Carvalho Chehab break;
456b285192aSMauro Carvalho Chehab
457b285192aSMauro Carvalho Chehab case VFL_TYPE_RADIO:
458b285192aSMauro Carvalho Chehab CX18_INFO("Registered device %s for %s\n", name, s->name);
459b285192aSMauro Carvalho Chehab break;
460b285192aSMauro Carvalho Chehab
461b285192aSMauro Carvalho Chehab case VFL_TYPE_VBI:
462b285192aSMauro Carvalho Chehab if (cx->stream_buffers[type])
4636beb1388SMauro Carvalho Chehab CX18_INFO("Registered device %s for %s (%d x %d bytes)\n",
464b285192aSMauro Carvalho Chehab name, s->name, cx->stream_buffers[type],
465b285192aSMauro Carvalho Chehab cx->stream_buf_size[type]);
466b285192aSMauro Carvalho Chehab else
467b285192aSMauro Carvalho Chehab CX18_INFO("Registered device %s for %s\n",
468b285192aSMauro Carvalho Chehab name, s->name);
469b285192aSMauro Carvalho Chehab break;
470b285192aSMauro Carvalho Chehab }
471b285192aSMauro Carvalho Chehab
472b285192aSMauro Carvalho Chehab return 0;
473b285192aSMauro Carvalho Chehab }
474b285192aSMauro Carvalho Chehab
475b285192aSMauro Carvalho Chehab /* Register v4l2 devices */
cx18_streams_register(struct cx18 * cx)476b285192aSMauro Carvalho Chehab int cx18_streams_register(struct cx18 *cx)
477b285192aSMauro Carvalho Chehab {
478b285192aSMauro Carvalho Chehab int type;
479b285192aSMauro Carvalho Chehab int err;
480b285192aSMauro Carvalho Chehab int ret = 0;
481b285192aSMauro Carvalho Chehab
482b285192aSMauro Carvalho Chehab /* Register V4L2 devices */
483b285192aSMauro Carvalho Chehab for (type = 0; type < CX18_MAX_STREAMS; type++) {
484b285192aSMauro Carvalho Chehab err = cx18_reg_dev(cx, type);
485b285192aSMauro Carvalho Chehab if (err && ret == 0)
486b285192aSMauro Carvalho Chehab ret = err;
487b285192aSMauro Carvalho Chehab }
488b285192aSMauro Carvalho Chehab
489b285192aSMauro Carvalho Chehab if (ret == 0)
490b285192aSMauro Carvalho Chehab return 0;
491b285192aSMauro Carvalho Chehab
492b285192aSMauro Carvalho Chehab /* One or more streams could not be initialized. Clean 'em all up. */
493b285192aSMauro Carvalho Chehab cx18_streams_cleanup(cx, 1);
494b285192aSMauro Carvalho Chehab return ret;
495b285192aSMauro Carvalho Chehab }
496b285192aSMauro Carvalho Chehab
497b285192aSMauro Carvalho Chehab /* Unregister v4l2 devices */
cx18_streams_cleanup(struct cx18 * cx,int unregister)498b285192aSMauro Carvalho Chehab void cx18_streams_cleanup(struct cx18 *cx, int unregister)
499b285192aSMauro Carvalho Chehab {
500b285192aSMauro Carvalho Chehab struct video_device *vdev;
501b285192aSMauro Carvalho Chehab int type;
502b285192aSMauro Carvalho Chehab
503b285192aSMauro Carvalho Chehab /* Teardown all streams */
504b285192aSMauro Carvalho Chehab for (type = 0; type < CX18_MAX_STREAMS; type++) {
505b285192aSMauro Carvalho Chehab
506b285192aSMauro Carvalho Chehab /* The TS has a cx18_dvb structure, not a video_device */
507b285192aSMauro Carvalho Chehab if (type == CX18_ENC_STREAM_TYPE_TS) {
508b285192aSMauro Carvalho Chehab if (cx->streams[type].dvb != NULL) {
509b285192aSMauro Carvalho Chehab if (unregister)
510b285192aSMauro Carvalho Chehab cx18_dvb_unregister(&cx->streams[type]);
511b285192aSMauro Carvalho Chehab kfree(cx->streams[type].dvb);
512b285192aSMauro Carvalho Chehab cx->streams[type].dvb = NULL;
513b285192aSMauro Carvalho Chehab cx18_stream_free(&cx->streams[type]);
514b285192aSMauro Carvalho Chehab }
515b285192aSMauro Carvalho Chehab continue;
516b285192aSMauro Carvalho Chehab }
517b285192aSMauro Carvalho Chehab
518b285192aSMauro Carvalho Chehab /* No struct video_device, but can have buffers allocated */
519b285192aSMauro Carvalho Chehab if (type == CX18_ENC_STREAM_TYPE_IDX) {
520b285192aSMauro Carvalho Chehab /* If the module params didn't inhibit IDX ... */
521b285192aSMauro Carvalho Chehab if (cx->stream_buffers[type] != 0) {
522b285192aSMauro Carvalho Chehab cx->stream_buffers[type] = 0;
523b285192aSMauro Carvalho Chehab /*
524b285192aSMauro Carvalho Chehab * Before calling cx18_stream_free(),
525b285192aSMauro Carvalho Chehab * check if the IDX stream was actually set up.
526b285192aSMauro Carvalho Chehab * Needed, since the cx18_probe() error path
527b285192aSMauro Carvalho Chehab * exits through here as well as normal clean up
528b285192aSMauro Carvalho Chehab */
529b285192aSMauro Carvalho Chehab if (cx->streams[type].buffers != 0)
530b285192aSMauro Carvalho Chehab cx18_stream_free(&cx->streams[type]);
531b285192aSMauro Carvalho Chehab }
532b285192aSMauro Carvalho Chehab continue;
533b285192aSMauro Carvalho Chehab }
534b285192aSMauro Carvalho Chehab
535b285192aSMauro Carvalho Chehab /* If struct video_device exists, can have buffers allocated */
53608569d64SHans Verkuil vdev = &cx->streams[type].video_dev;
537b285192aSMauro Carvalho Chehab
53808569d64SHans Verkuil if (vdev->v4l2_dev == NULL)
539b285192aSMauro Carvalho Chehab continue;
540b285192aSMauro Carvalho Chehab
541b285192aSMauro Carvalho Chehab cx18_stream_free(&cx->streams[type]);
542b285192aSMauro Carvalho Chehab
543643e8350SHans Verkuil if (type == CX18_ENC_STREAM_TYPE_YUV)
544643e8350SHans Verkuil vb2_video_unregister_device(vdev);
545643e8350SHans Verkuil else
546b285192aSMauro Carvalho Chehab video_unregister_device(vdev);
547b285192aSMauro Carvalho Chehab }
548b285192aSMauro Carvalho Chehab }
549b285192aSMauro Carvalho Chehab
cx18_vbi_setup(struct cx18_stream * s)550b285192aSMauro Carvalho Chehab static void cx18_vbi_setup(struct cx18_stream *s)
551b285192aSMauro Carvalho Chehab {
552b285192aSMauro Carvalho Chehab struct cx18 *cx = s->cx;
553b285192aSMauro Carvalho Chehab int raw = cx18_raw_vbi(cx);
554b285192aSMauro Carvalho Chehab u32 data[CX2341X_MBOX_MAX_DATA];
555b285192aSMauro Carvalho Chehab int lines;
556b285192aSMauro Carvalho Chehab
557b285192aSMauro Carvalho Chehab if (cx->is_60hz) {
558b285192aSMauro Carvalho Chehab cx->vbi.count = 12;
559b285192aSMauro Carvalho Chehab cx->vbi.start[0] = 10;
560b285192aSMauro Carvalho Chehab cx->vbi.start[1] = 273;
561b285192aSMauro Carvalho Chehab } else { /* PAL/SECAM */
562b285192aSMauro Carvalho Chehab cx->vbi.count = 18;
563b285192aSMauro Carvalho Chehab cx->vbi.start[0] = 6;
564b285192aSMauro Carvalho Chehab cx->vbi.start[1] = 318;
565b285192aSMauro Carvalho Chehab }
566b285192aSMauro Carvalho Chehab
567b285192aSMauro Carvalho Chehab /* setup VBI registers */
568b285192aSMauro Carvalho Chehab if (raw)
569b285192aSMauro Carvalho Chehab v4l2_subdev_call(cx->sd_av, vbi, s_raw_fmt, &cx->vbi.in.fmt.vbi);
570b285192aSMauro Carvalho Chehab else
571b285192aSMauro Carvalho Chehab v4l2_subdev_call(cx->sd_av, vbi, s_sliced_fmt, &cx->vbi.in.fmt.sliced);
572b285192aSMauro Carvalho Chehab
573b285192aSMauro Carvalho Chehab /*
574b285192aSMauro Carvalho Chehab * Send the CX18_CPU_SET_RAW_VBI_PARAM API command to setup Encoder Raw
575b285192aSMauro Carvalho Chehab * VBI when the first analog capture channel starts, as once it starts
576b285192aSMauro Carvalho Chehab * (e.g. MPEG), we can't effect any change in the Encoder Raw VBI setup
577b285192aSMauro Carvalho Chehab * (i.e. for the VBI capture channels). We also send it for each
578b285192aSMauro Carvalho Chehab * analog capture channel anyway just to make sure we get the proper
579b285192aSMauro Carvalho Chehab * behavior
580b285192aSMauro Carvalho Chehab */
581b285192aSMauro Carvalho Chehab if (raw) {
582b285192aSMauro Carvalho Chehab lines = cx->vbi.count * 2;
583b285192aSMauro Carvalho Chehab } else {
584b285192aSMauro Carvalho Chehab /*
585b285192aSMauro Carvalho Chehab * For 525/60 systems, according to the VIP 2 & BT.656 std:
586b285192aSMauro Carvalho Chehab * The EAV RP code's Field bit toggles on line 4, a few lines
587b285192aSMauro Carvalho Chehab * after the Vertcal Blank bit has already toggled.
588b285192aSMauro Carvalho Chehab * Tell the encoder to capture 21-4+1=18 lines per field,
589b285192aSMauro Carvalho Chehab * since we want lines 10 through 21.
590b285192aSMauro Carvalho Chehab *
591b285192aSMauro Carvalho Chehab * For 625/50 systems, according to the VIP 2 & BT.656 std:
592b285192aSMauro Carvalho Chehab * The EAV RP code's Field bit toggles on line 1, a few lines
593b285192aSMauro Carvalho Chehab * after the Vertcal Blank bit has already toggled.
594b285192aSMauro Carvalho Chehab * (We've actually set the digitizer so that the Field bit
595b285192aSMauro Carvalho Chehab * toggles on line 2.) Tell the encoder to capture 23-2+1=22
596b285192aSMauro Carvalho Chehab * lines per field, since we want lines 6 through 23.
597b285192aSMauro Carvalho Chehab */
598b285192aSMauro Carvalho Chehab lines = cx->is_60hz ? (21 - 4 + 1) * 2 : (23 - 2 + 1) * 2;
599b285192aSMauro Carvalho Chehab }
600b285192aSMauro Carvalho Chehab
601b285192aSMauro Carvalho Chehab data[0] = s->handle;
602b285192aSMauro Carvalho Chehab /* Lines per field */
603b285192aSMauro Carvalho Chehab data[1] = (lines / 2) | ((lines / 2) << 16);
604b285192aSMauro Carvalho Chehab /* bytes per line */
605318de791SMauro Carvalho Chehab data[2] = (raw ? VBI_ACTIVE_SAMPLES
606318de791SMauro Carvalho Chehab : (cx->is_60hz ? VBI_HBLANK_SAMPLES_60HZ
607318de791SMauro Carvalho Chehab : VBI_HBLANK_SAMPLES_50HZ));
608b285192aSMauro Carvalho Chehab /* Every X number of frames a VBI interrupt arrives
609b285192aSMauro Carvalho Chehab (frames as in 25 or 30 fps) */
610b285192aSMauro Carvalho Chehab data[3] = 1;
611b285192aSMauro Carvalho Chehab /*
612b285192aSMauro Carvalho Chehab * Set the SAV/EAV RP codes to look for as start/stop points
613b285192aSMauro Carvalho Chehab * when in VIP-1.1 mode
614b285192aSMauro Carvalho Chehab */
615b285192aSMauro Carvalho Chehab if (raw) {
616b285192aSMauro Carvalho Chehab /*
617b285192aSMauro Carvalho Chehab * Start codes for beginning of "active" line in vertical blank
618b285192aSMauro Carvalho Chehab * 0x20 ( VerticalBlank )
619b285192aSMauro Carvalho Chehab * 0x60 ( EvenField VerticalBlank )
620b285192aSMauro Carvalho Chehab */
621b285192aSMauro Carvalho Chehab data[4] = 0x20602060;
622b285192aSMauro Carvalho Chehab /*
623b285192aSMauro Carvalho Chehab * End codes for end of "active" raw lines and regular lines
624b285192aSMauro Carvalho Chehab * 0x30 ( VerticalBlank HorizontalBlank)
625b285192aSMauro Carvalho Chehab * 0x70 ( EvenField VerticalBlank HorizontalBlank)
626b285192aSMauro Carvalho Chehab * 0x90 (Task HorizontalBlank)
627b285192aSMauro Carvalho Chehab * 0xd0 (Task EvenField HorizontalBlank)
628b285192aSMauro Carvalho Chehab */
629b285192aSMauro Carvalho Chehab data[5] = 0x307090d0;
630b285192aSMauro Carvalho Chehab } else {
631b285192aSMauro Carvalho Chehab /*
632b285192aSMauro Carvalho Chehab * End codes for active video, we want data in the hblank region
633b285192aSMauro Carvalho Chehab * 0xb0 (Task 0 VerticalBlank HorizontalBlank)
634b285192aSMauro Carvalho Chehab * 0xf0 (Task EvenField VerticalBlank HorizontalBlank)
635b285192aSMauro Carvalho Chehab *
636b285192aSMauro Carvalho Chehab * Since the V bit is only allowed to toggle in the EAV RP code,
637b285192aSMauro Carvalho Chehab * just before the first active region line, these two
638b285192aSMauro Carvalho Chehab * are problematic:
639b285192aSMauro Carvalho Chehab * 0x90 (Task HorizontalBlank)
640b285192aSMauro Carvalho Chehab * 0xd0 (Task EvenField HorizontalBlank)
641b285192aSMauro Carvalho Chehab *
642b285192aSMauro Carvalho Chehab * We have set the digitzer such that we don't have to worry
643b285192aSMauro Carvalho Chehab * about these problem codes.
644b285192aSMauro Carvalho Chehab */
645b285192aSMauro Carvalho Chehab data[4] = 0xB0F0B0F0;
646b285192aSMauro Carvalho Chehab /*
647b285192aSMauro Carvalho Chehab * Start codes for beginning of active line in vertical blank
648b285192aSMauro Carvalho Chehab * 0xa0 (Task VerticalBlank )
649b285192aSMauro Carvalho Chehab * 0xe0 (Task EvenField VerticalBlank )
650b285192aSMauro Carvalho Chehab */
651b285192aSMauro Carvalho Chehab data[5] = 0xA0E0A0E0;
652b285192aSMauro Carvalho Chehab }
653b285192aSMauro Carvalho Chehab
654b285192aSMauro Carvalho Chehab CX18_DEBUG_INFO("Setup VBI h: %d lines %x bpl %d fr %d %x %x\n",
655b285192aSMauro Carvalho Chehab data[0], data[1], data[2], data[3], data[4], data[5]);
656b285192aSMauro Carvalho Chehab
657b285192aSMauro Carvalho Chehab cx18_api(cx, CX18_CPU_SET_RAW_VBI_PARAM, 6, data);
658b285192aSMauro Carvalho Chehab }
659b285192aSMauro Carvalho Chehab
cx18_stream_rotate_idx_mdls(struct cx18 * cx)660b285192aSMauro Carvalho Chehab void cx18_stream_rotate_idx_mdls(struct cx18 *cx)
661b285192aSMauro Carvalho Chehab {
662b285192aSMauro Carvalho Chehab struct cx18_stream *s = &cx->streams[CX18_ENC_STREAM_TYPE_IDX];
663b285192aSMauro Carvalho Chehab struct cx18_mdl *mdl;
664b285192aSMauro Carvalho Chehab
665b285192aSMauro Carvalho Chehab if (!cx18_stream_enabled(s))
666b285192aSMauro Carvalho Chehab return;
667b285192aSMauro Carvalho Chehab
668b285192aSMauro Carvalho Chehab /* Return if the firmware is not running low on MDLs */
669b285192aSMauro Carvalho Chehab if ((atomic_read(&s->q_free.depth) + atomic_read(&s->q_busy.depth)) >=
670b285192aSMauro Carvalho Chehab CX18_ENC_STREAM_TYPE_IDX_FW_MDL_MIN)
671b285192aSMauro Carvalho Chehab return;
672b285192aSMauro Carvalho Chehab
673b285192aSMauro Carvalho Chehab /* Return if there are no MDLs to rotate back to the firmware */
674b285192aSMauro Carvalho Chehab if (atomic_read(&s->q_full.depth) < 2)
675b285192aSMauro Carvalho Chehab return;
676b285192aSMauro Carvalho Chehab
677b285192aSMauro Carvalho Chehab /*
678b285192aSMauro Carvalho Chehab * Take the oldest IDX MDL still holding data, and discard its index
679b285192aSMauro Carvalho Chehab * entries by scheduling the MDL to go back to the firmware
680b285192aSMauro Carvalho Chehab */
681b285192aSMauro Carvalho Chehab mdl = cx18_dequeue(s, &s->q_full);
682b285192aSMauro Carvalho Chehab if (mdl != NULL)
683b285192aSMauro Carvalho Chehab cx18_enqueue(s, mdl, &s->q_free);
684b285192aSMauro Carvalho Chehab }
685b285192aSMauro Carvalho Chehab
686b285192aSMauro Carvalho Chehab static
_cx18_stream_put_mdl_fw(struct cx18_stream * s,struct cx18_mdl * mdl)687b285192aSMauro Carvalho Chehab struct cx18_queue *_cx18_stream_put_mdl_fw(struct cx18_stream *s,
688b285192aSMauro Carvalho Chehab struct cx18_mdl *mdl)
689b285192aSMauro Carvalho Chehab {
690b285192aSMauro Carvalho Chehab struct cx18 *cx = s->cx;
691b285192aSMauro Carvalho Chehab struct cx18_queue *q;
692b285192aSMauro Carvalho Chehab
693b285192aSMauro Carvalho Chehab /* Don't give it to the firmware, if we're not running a capture */
694b285192aSMauro Carvalho Chehab if (s->handle == CX18_INVALID_TASK_HANDLE ||
695b285192aSMauro Carvalho Chehab test_bit(CX18_F_S_STOPPING, &s->s_flags) ||
696b285192aSMauro Carvalho Chehab !test_bit(CX18_F_S_STREAMING, &s->s_flags))
697b285192aSMauro Carvalho Chehab return cx18_enqueue(s, mdl, &s->q_free);
698b285192aSMauro Carvalho Chehab
699b285192aSMauro Carvalho Chehab q = cx18_enqueue(s, mdl, &s->q_busy);
700b285192aSMauro Carvalho Chehab if (q != &s->q_busy)
701b285192aSMauro Carvalho Chehab return q; /* The firmware has the max MDLs it can handle */
702b285192aSMauro Carvalho Chehab
703b285192aSMauro Carvalho Chehab cx18_mdl_sync_for_device(s, mdl);
704b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_DE_SET_MDL, 5, s->handle,
705b285192aSMauro Carvalho Chehab (void __iomem *) &cx->scb->cpu_mdl[mdl->id] - cx->enc_mem,
706b285192aSMauro Carvalho Chehab s->bufs_per_mdl, mdl->id, s->mdl_size);
707b285192aSMauro Carvalho Chehab return q;
708b285192aSMauro Carvalho Chehab }
709b285192aSMauro Carvalho Chehab
710b285192aSMauro Carvalho Chehab static
_cx18_stream_load_fw_queue(struct cx18_stream * s)711b285192aSMauro Carvalho Chehab void _cx18_stream_load_fw_queue(struct cx18_stream *s)
712b285192aSMauro Carvalho Chehab {
713b285192aSMauro Carvalho Chehab struct cx18_queue *q;
714b285192aSMauro Carvalho Chehab struct cx18_mdl *mdl;
715b285192aSMauro Carvalho Chehab
716b285192aSMauro Carvalho Chehab if (atomic_read(&s->q_free.depth) == 0 ||
717b285192aSMauro Carvalho Chehab atomic_read(&s->q_busy.depth) >= CX18_MAX_FW_MDLS_PER_STREAM)
718b285192aSMauro Carvalho Chehab return;
719b285192aSMauro Carvalho Chehab
720b285192aSMauro Carvalho Chehab /* Move from q_free to q_busy notifying the firmware, until the limit */
721b285192aSMauro Carvalho Chehab do {
722b285192aSMauro Carvalho Chehab mdl = cx18_dequeue(s, &s->q_free);
723b285192aSMauro Carvalho Chehab if (mdl == NULL)
724b285192aSMauro Carvalho Chehab break;
725b285192aSMauro Carvalho Chehab q = _cx18_stream_put_mdl_fw(s, mdl);
726b285192aSMauro Carvalho Chehab } while (atomic_read(&s->q_busy.depth) < CX18_MAX_FW_MDLS_PER_STREAM
727b285192aSMauro Carvalho Chehab && q == &s->q_busy);
728b285192aSMauro Carvalho Chehab }
729b285192aSMauro Carvalho Chehab
cx18_out_work_handler(struct work_struct * work)730b285192aSMauro Carvalho Chehab void cx18_out_work_handler(struct work_struct *work)
731b285192aSMauro Carvalho Chehab {
732b285192aSMauro Carvalho Chehab struct cx18_stream *s =
733b285192aSMauro Carvalho Chehab container_of(work, struct cx18_stream, out_work_order);
734b285192aSMauro Carvalho Chehab
735b285192aSMauro Carvalho Chehab _cx18_stream_load_fw_queue(s);
736b285192aSMauro Carvalho Chehab }
737b285192aSMauro Carvalho Chehab
cx18_stream_configure_mdls(struct cx18_stream * s)738b285192aSMauro Carvalho Chehab static void cx18_stream_configure_mdls(struct cx18_stream *s)
739b285192aSMauro Carvalho Chehab {
740b285192aSMauro Carvalho Chehab cx18_unload_queues(s);
741b285192aSMauro Carvalho Chehab
742b285192aSMauro Carvalho Chehab switch (s->type) {
743b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_YUV:
744b285192aSMauro Carvalho Chehab /*
745b285192aSMauro Carvalho Chehab * Height should be a multiple of 32 lines.
746b285192aSMauro Carvalho Chehab * Set the MDL size to the exact size needed for one frame.
747b285192aSMauro Carvalho Chehab * Use enough buffers per MDL to cover the MDL size
748b285192aSMauro Carvalho Chehab */
74978eee7b5SEzequiel Garcia if (s->pixelformat == V4L2_PIX_FMT_NV12_16L16)
750b285192aSMauro Carvalho Chehab s->mdl_size = 720 * s->cx->cxhdl.height * 3 / 2;
751b285192aSMauro Carvalho Chehab else
752b285192aSMauro Carvalho Chehab s->mdl_size = 720 * s->cx->cxhdl.height * 2;
753b285192aSMauro Carvalho Chehab s->bufs_per_mdl = s->mdl_size / s->buf_size;
754b285192aSMauro Carvalho Chehab if (s->mdl_size % s->buf_size)
755b285192aSMauro Carvalho Chehab s->bufs_per_mdl++;
756b285192aSMauro Carvalho Chehab break;
757b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_VBI:
758b285192aSMauro Carvalho Chehab s->bufs_per_mdl = 1;
759b285192aSMauro Carvalho Chehab if (cx18_raw_vbi(s->cx)) {
760b285192aSMauro Carvalho Chehab s->mdl_size = (s->cx->is_60hz ? 12 : 18)
761318de791SMauro Carvalho Chehab * 2 * VBI_ACTIVE_SAMPLES;
762b285192aSMauro Carvalho Chehab } else {
763b285192aSMauro Carvalho Chehab /*
764b285192aSMauro Carvalho Chehab * See comment in cx18_vbi_setup() below about the
765b285192aSMauro Carvalho Chehab * extra lines we capture in sliced VBI mode due to
766b285192aSMauro Carvalho Chehab * the lines on which EAV RP codes toggle.
767b285192aSMauro Carvalho Chehab */
768b285192aSMauro Carvalho Chehab s->mdl_size = s->cx->is_60hz
769318de791SMauro Carvalho Chehab ? (21 - 4 + 1) * 2 * VBI_HBLANK_SAMPLES_60HZ
770318de791SMauro Carvalho Chehab : (23 - 2 + 1) * 2 * VBI_HBLANK_SAMPLES_50HZ;
771b285192aSMauro Carvalho Chehab }
772b285192aSMauro Carvalho Chehab break;
773b285192aSMauro Carvalho Chehab default:
774b285192aSMauro Carvalho Chehab s->bufs_per_mdl = 1;
775b285192aSMauro Carvalho Chehab s->mdl_size = s->buf_size * s->bufs_per_mdl;
776b285192aSMauro Carvalho Chehab break;
777b285192aSMauro Carvalho Chehab }
778b285192aSMauro Carvalho Chehab
779b285192aSMauro Carvalho Chehab cx18_load_queues(s);
780b285192aSMauro Carvalho Chehab }
781b285192aSMauro Carvalho Chehab
cx18_start_v4l2_encode_stream(struct cx18_stream * s)782b285192aSMauro Carvalho Chehab int cx18_start_v4l2_encode_stream(struct cx18_stream *s)
783b285192aSMauro Carvalho Chehab {
784b285192aSMauro Carvalho Chehab u32 data[MAX_MB_ARGUMENTS];
785b285192aSMauro Carvalho Chehab struct cx18 *cx = s->cx;
786b285192aSMauro Carvalho Chehab int captype = 0;
787b285192aSMauro Carvalho Chehab struct cx18_stream *s_idx;
788b285192aSMauro Carvalho Chehab
789b285192aSMauro Carvalho Chehab if (!cx18_stream_enabled(s))
790b285192aSMauro Carvalho Chehab return -EINVAL;
791b285192aSMauro Carvalho Chehab
792b285192aSMauro Carvalho Chehab CX18_DEBUG_INFO("Start encoder stream %s\n", s->name);
793b285192aSMauro Carvalho Chehab
794b285192aSMauro Carvalho Chehab switch (s->type) {
795b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_MPG:
796b285192aSMauro Carvalho Chehab captype = CAPTURE_CHANNEL_TYPE_MPEG;
797b285192aSMauro Carvalho Chehab cx->mpg_data_received = cx->vbi_data_inserted = 0;
798b285192aSMauro Carvalho Chehab cx->dualwatch_jiffies = jiffies;
799b285192aSMauro Carvalho Chehab cx->dualwatch_stereo_mode = v4l2_ctrl_g_ctrl(cx->cxhdl.audio_mode);
800b285192aSMauro Carvalho Chehab cx->search_pack_header = 0;
801b285192aSMauro Carvalho Chehab break;
802b285192aSMauro Carvalho Chehab
803b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_IDX:
804b285192aSMauro Carvalho Chehab captype = CAPTURE_CHANNEL_TYPE_INDEX;
805b285192aSMauro Carvalho Chehab break;
806b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_TS:
807b285192aSMauro Carvalho Chehab captype = CAPTURE_CHANNEL_TYPE_TS;
808b285192aSMauro Carvalho Chehab break;
809b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_YUV:
810b285192aSMauro Carvalho Chehab captype = CAPTURE_CHANNEL_TYPE_YUV;
811b285192aSMauro Carvalho Chehab break;
812b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_PCM:
813b285192aSMauro Carvalho Chehab captype = CAPTURE_CHANNEL_TYPE_PCM;
814b285192aSMauro Carvalho Chehab break;
815b285192aSMauro Carvalho Chehab case CX18_ENC_STREAM_TYPE_VBI:
816b285192aSMauro Carvalho Chehab #ifdef CX18_ENCODER_PARSES_SLICED
817b285192aSMauro Carvalho Chehab captype = cx18_raw_vbi(cx) ?
818b285192aSMauro Carvalho Chehab CAPTURE_CHANNEL_TYPE_VBI : CAPTURE_CHANNEL_TYPE_SLICED_VBI;
819b285192aSMauro Carvalho Chehab #else
820b285192aSMauro Carvalho Chehab /*
821b285192aSMauro Carvalho Chehab * Currently we set things up so that Sliced VBI from the
822b285192aSMauro Carvalho Chehab * digitizer is handled as Raw VBI by the encoder
823b285192aSMauro Carvalho Chehab */
824b285192aSMauro Carvalho Chehab captype = CAPTURE_CHANNEL_TYPE_VBI;
825b285192aSMauro Carvalho Chehab #endif
826b285192aSMauro Carvalho Chehab cx->vbi.frame = 0;
827b285192aSMauro Carvalho Chehab cx->vbi.inserted_frame = 0;
828b285192aSMauro Carvalho Chehab memset(cx->vbi.sliced_mpeg_size,
829b285192aSMauro Carvalho Chehab 0, sizeof(cx->vbi.sliced_mpeg_size));
830b285192aSMauro Carvalho Chehab break;
831b285192aSMauro Carvalho Chehab default:
832b285192aSMauro Carvalho Chehab return -EINVAL;
833b285192aSMauro Carvalho Chehab }
834b285192aSMauro Carvalho Chehab
835b285192aSMauro Carvalho Chehab /* Clear Streamoff flags in case left from last capture */
836b285192aSMauro Carvalho Chehab clear_bit(CX18_F_S_STREAMOFF, &s->s_flags);
837b285192aSMauro Carvalho Chehab
838b285192aSMauro Carvalho Chehab cx18_vapi_result(cx, data, CX18_CREATE_TASK, 1, CPU_CMD_MASK_CAPTURE);
839b285192aSMauro Carvalho Chehab s->handle = data[0];
840b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_CHANNEL_TYPE, 2, s->handle, captype);
841b285192aSMauro Carvalho Chehab
842b285192aSMauro Carvalho Chehab /*
843b285192aSMauro Carvalho Chehab * For everything but CAPTURE_CHANNEL_TYPE_TS, play it safe and
844b285192aSMauro Carvalho Chehab * set up all the parameters, as it is not obvious which parameters the
845b285192aSMauro Carvalho Chehab * firmware shares across capture channel types and which it does not.
846b285192aSMauro Carvalho Chehab *
847b285192aSMauro Carvalho Chehab * Some of the cx18_vapi() calls below apply to only certain capture
848b285192aSMauro Carvalho Chehab * channel types. We're hoping there's no harm in calling most of them
849b285192aSMauro Carvalho Chehab * anyway, as long as the values are all consistent. Setting some
850b285192aSMauro Carvalho Chehab * shared parameters will have no effect once an analog capture channel
851b285192aSMauro Carvalho Chehab * has started streaming.
852b285192aSMauro Carvalho Chehab */
853b285192aSMauro Carvalho Chehab if (captype != CAPTURE_CHANNEL_TYPE_TS) {
854b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_VER_CROP_LINE, 2, s->handle, 0);
855b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_MISC_PARAMETERS, 3, s->handle, 3, 1);
856b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_MISC_PARAMETERS, 3, s->handle, 8, 0);
857b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_MISC_PARAMETERS, 3, s->handle, 4, 1);
858b285192aSMauro Carvalho Chehab
859b285192aSMauro Carvalho Chehab /*
860b285192aSMauro Carvalho Chehab * Audio related reset according to
861577a7ad3SMauro Carvalho Chehab * Documentation/driver-api/media/drivers/cx2341x-devel.rst
862b285192aSMauro Carvalho Chehab */
863b285192aSMauro Carvalho Chehab if (atomic_read(&cx->ana_capturing) == 0)
864b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_MISC_PARAMETERS, 2,
865b285192aSMauro Carvalho Chehab s->handle, 12);
866b285192aSMauro Carvalho Chehab
867b285192aSMauro Carvalho Chehab /*
868b285192aSMauro Carvalho Chehab * Number of lines for Field 1 & Field 2 according to
869577a7ad3SMauro Carvalho Chehab * Documentation/driver-api/media/drivers/cx2341x-devel.rst
870b285192aSMauro Carvalho Chehab * Field 1 is 312 for 625 line systems in BT.656
871b285192aSMauro Carvalho Chehab * Field 2 is 313 for 625 line systems in BT.656
872b285192aSMauro Carvalho Chehab */
873b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_CAPTURE_LINE_NO, 3,
874b285192aSMauro Carvalho Chehab s->handle, 312, 313);
875b285192aSMauro Carvalho Chehab
876b285192aSMauro Carvalho Chehab if (cx->v4l2_cap & V4L2_CAP_VBI_CAPTURE)
877b285192aSMauro Carvalho Chehab cx18_vbi_setup(s);
878b285192aSMauro Carvalho Chehab
879b285192aSMauro Carvalho Chehab /*
880b285192aSMauro Carvalho Chehab * Select to receive I, P, and B frame index entries, if the
881b285192aSMauro Carvalho Chehab * index stream is enabled. Otherwise disable index entry
882b285192aSMauro Carvalho Chehab * generation.
883b285192aSMauro Carvalho Chehab */
884b285192aSMauro Carvalho Chehab s_idx = &cx->streams[CX18_ENC_STREAM_TYPE_IDX];
885b285192aSMauro Carvalho Chehab cx18_vapi_result(cx, data, CX18_CPU_SET_INDEXTABLE, 2,
886b285192aSMauro Carvalho Chehab s->handle, cx18_stream_enabled(s_idx) ? 7 : 0);
887b285192aSMauro Carvalho Chehab
888b285192aSMauro Carvalho Chehab /* Call out to the common CX2341x API setup for user controls */
889b285192aSMauro Carvalho Chehab cx->cxhdl.priv = s;
890b285192aSMauro Carvalho Chehab cx2341x_handler_setup(&cx->cxhdl);
891b285192aSMauro Carvalho Chehab
892b285192aSMauro Carvalho Chehab /*
893b285192aSMauro Carvalho Chehab * When starting a capture and we're set for radio,
894b285192aSMauro Carvalho Chehab * ensure the video is muted, despite the user control.
895b285192aSMauro Carvalho Chehab */
896b285192aSMauro Carvalho Chehab if (!cx->cxhdl.video_mute &&
897b285192aSMauro Carvalho Chehab test_bit(CX18_F_I_RADIO_USER, &cx->i_flags))
898b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_VIDEO_MUTE, 2, s->handle,
899b285192aSMauro Carvalho Chehab (v4l2_ctrl_g_ctrl(cx->cxhdl.video_mute_yuv) << 8) | 1);
900b285192aSMauro Carvalho Chehab
901b285192aSMauro Carvalho Chehab /* Enable the Video Format Converter for UYVY 4:2:2 support,
902b285192aSMauro Carvalho Chehab * rather than the default HM12 Macroblovk 4:2:0 support.
903b285192aSMauro Carvalho Chehab */
904b285192aSMauro Carvalho Chehab if (captype == CAPTURE_CHANNEL_TYPE_YUV) {
905b285192aSMauro Carvalho Chehab if (s->pixelformat == V4L2_PIX_FMT_UYVY)
906b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_VFC_PARAM, 2,
907b285192aSMauro Carvalho Chehab s->handle, 1);
908b285192aSMauro Carvalho Chehab else
909b285192aSMauro Carvalho Chehab /* If in doubt, default to HM12 */
910b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_SET_VFC_PARAM, 2,
911b285192aSMauro Carvalho Chehab s->handle, 0);
912b285192aSMauro Carvalho Chehab }
913b285192aSMauro Carvalho Chehab }
914b285192aSMauro Carvalho Chehab
915b285192aSMauro Carvalho Chehab if (atomic_read(&cx->tot_capturing) == 0) {
916b285192aSMauro Carvalho Chehab cx2341x_handler_set_busy(&cx->cxhdl, 1);
917b285192aSMauro Carvalho Chehab clear_bit(CX18_F_I_EOS, &cx->i_flags);
918b285192aSMauro Carvalho Chehab cx18_write_reg(cx, 7, CX18_DSP0_INTERRUPT_MASK);
919b285192aSMauro Carvalho Chehab }
920b285192aSMauro Carvalho Chehab
921b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_DE_SET_MDL_ACK, 3, s->handle,
922b285192aSMauro Carvalho Chehab (void __iomem *)&cx->scb->cpu_mdl_ack[s->type][0] - cx->enc_mem,
923b285192aSMauro Carvalho Chehab (void __iomem *)&cx->scb->cpu_mdl_ack[s->type][1] - cx->enc_mem);
924b285192aSMauro Carvalho Chehab
925b285192aSMauro Carvalho Chehab /* Init all the cpu_mdls for this stream */
926b285192aSMauro Carvalho Chehab cx18_stream_configure_mdls(s);
927b285192aSMauro Carvalho Chehab _cx18_stream_load_fw_queue(s);
928b285192aSMauro Carvalho Chehab
929b285192aSMauro Carvalho Chehab /* begin_capture */
930b285192aSMauro Carvalho Chehab if (cx18_vapi(cx, CX18_CPU_CAPTURE_START, 1, s->handle)) {
931b285192aSMauro Carvalho Chehab CX18_DEBUG_WARN("Error starting capture!\n");
932b285192aSMauro Carvalho Chehab /* Ensure we're really not capturing before releasing MDLs */
933b285192aSMauro Carvalho Chehab set_bit(CX18_F_S_STOPPING, &s->s_flags);
934b285192aSMauro Carvalho Chehab if (s->type == CX18_ENC_STREAM_TYPE_MPG)
935b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_CAPTURE_STOP, 2, s->handle, 1);
936b285192aSMauro Carvalho Chehab else
937b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_CAPTURE_STOP, 1, s->handle);
938b285192aSMauro Carvalho Chehab clear_bit(CX18_F_S_STREAMING, &s->s_flags);
939b285192aSMauro Carvalho Chehab /* FIXME - CX18_F_S_STREAMOFF as well? */
940b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_DE_RELEASE_MDL, 1, s->handle);
941b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_DESTROY_TASK, 1, s->handle);
942b285192aSMauro Carvalho Chehab s->handle = CX18_INVALID_TASK_HANDLE;
943b285192aSMauro Carvalho Chehab clear_bit(CX18_F_S_STOPPING, &s->s_flags);
944b285192aSMauro Carvalho Chehab if (atomic_read(&cx->tot_capturing) == 0) {
945b285192aSMauro Carvalho Chehab set_bit(CX18_F_I_EOS, &cx->i_flags);
946b285192aSMauro Carvalho Chehab cx18_write_reg(cx, 5, CX18_DSP0_INTERRUPT_MASK);
947b285192aSMauro Carvalho Chehab }
948b285192aSMauro Carvalho Chehab return -EINVAL;
949b285192aSMauro Carvalho Chehab }
950b285192aSMauro Carvalho Chehab
951b285192aSMauro Carvalho Chehab /* you're live! sit back and await interrupts :) */
952b285192aSMauro Carvalho Chehab if (captype != CAPTURE_CHANNEL_TYPE_TS)
953b285192aSMauro Carvalho Chehab atomic_inc(&cx->ana_capturing);
954b285192aSMauro Carvalho Chehab atomic_inc(&cx->tot_capturing);
955b285192aSMauro Carvalho Chehab return 0;
956b285192aSMauro Carvalho Chehab }
957b285192aSMauro Carvalho Chehab EXPORT_SYMBOL(cx18_start_v4l2_encode_stream);
958b285192aSMauro Carvalho Chehab
cx18_stop_all_captures(struct cx18 * cx)959b285192aSMauro Carvalho Chehab void cx18_stop_all_captures(struct cx18 *cx)
960b285192aSMauro Carvalho Chehab {
961b285192aSMauro Carvalho Chehab int i;
962b285192aSMauro Carvalho Chehab
963b285192aSMauro Carvalho Chehab for (i = CX18_MAX_STREAMS - 1; i >= 0; i--) {
964b285192aSMauro Carvalho Chehab struct cx18_stream *s = &cx->streams[i];
965b285192aSMauro Carvalho Chehab
966b285192aSMauro Carvalho Chehab if (!cx18_stream_enabled(s))
967b285192aSMauro Carvalho Chehab continue;
968b285192aSMauro Carvalho Chehab if (test_bit(CX18_F_S_STREAMING, &s->s_flags))
969b285192aSMauro Carvalho Chehab cx18_stop_v4l2_encode_stream(s, 0);
970b285192aSMauro Carvalho Chehab }
971b285192aSMauro Carvalho Chehab }
972b285192aSMauro Carvalho Chehab
cx18_stop_v4l2_encode_stream(struct cx18_stream * s,int gop_end)973b285192aSMauro Carvalho Chehab int cx18_stop_v4l2_encode_stream(struct cx18_stream *s, int gop_end)
974b285192aSMauro Carvalho Chehab {
975b285192aSMauro Carvalho Chehab struct cx18 *cx = s->cx;
976b285192aSMauro Carvalho Chehab
977b285192aSMauro Carvalho Chehab if (!cx18_stream_enabled(s))
978b285192aSMauro Carvalho Chehab return -EINVAL;
979b285192aSMauro Carvalho Chehab
980b285192aSMauro Carvalho Chehab /* This function assumes that you are allowed to stop the capture
981b285192aSMauro Carvalho Chehab and that we are actually capturing */
982b285192aSMauro Carvalho Chehab
983b285192aSMauro Carvalho Chehab CX18_DEBUG_INFO("Stop Capture\n");
984b285192aSMauro Carvalho Chehab
985b285192aSMauro Carvalho Chehab if (atomic_read(&cx->tot_capturing) == 0)
986b285192aSMauro Carvalho Chehab return 0;
987b285192aSMauro Carvalho Chehab
988b285192aSMauro Carvalho Chehab set_bit(CX18_F_S_STOPPING, &s->s_flags);
989b285192aSMauro Carvalho Chehab if (s->type == CX18_ENC_STREAM_TYPE_MPG)
990b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_CAPTURE_STOP, 2, s->handle, !gop_end);
991b285192aSMauro Carvalho Chehab else
992b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_CAPTURE_STOP, 1, s->handle);
993b285192aSMauro Carvalho Chehab
994b285192aSMauro Carvalho Chehab if (s->type == CX18_ENC_STREAM_TYPE_MPG && gop_end) {
995b285192aSMauro Carvalho Chehab CX18_INFO("ignoring gop_end: not (yet?) supported by the firmware\n");
996b285192aSMauro Carvalho Chehab }
997b285192aSMauro Carvalho Chehab
998b285192aSMauro Carvalho Chehab if (s->type != CX18_ENC_STREAM_TYPE_TS)
999b285192aSMauro Carvalho Chehab atomic_dec(&cx->ana_capturing);
1000b285192aSMauro Carvalho Chehab atomic_dec(&cx->tot_capturing);
1001b285192aSMauro Carvalho Chehab
1002b285192aSMauro Carvalho Chehab /* Clear capture and no-read bits */
1003b285192aSMauro Carvalho Chehab clear_bit(CX18_F_S_STREAMING, &s->s_flags);
1004b285192aSMauro Carvalho Chehab
1005b285192aSMauro Carvalho Chehab /* Tell the CX23418 it can't use our buffers anymore */
1006b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_CPU_DE_RELEASE_MDL, 1, s->handle);
1007b285192aSMauro Carvalho Chehab
1008b285192aSMauro Carvalho Chehab cx18_vapi(cx, CX18_DESTROY_TASK, 1, s->handle);
1009b285192aSMauro Carvalho Chehab s->handle = CX18_INVALID_TASK_HANDLE;
1010b285192aSMauro Carvalho Chehab clear_bit(CX18_F_S_STOPPING, &s->s_flags);
1011b285192aSMauro Carvalho Chehab
1012b285192aSMauro Carvalho Chehab if (atomic_read(&cx->tot_capturing) > 0)
1013b285192aSMauro Carvalho Chehab return 0;
1014b285192aSMauro Carvalho Chehab
1015b285192aSMauro Carvalho Chehab cx2341x_handler_set_busy(&cx->cxhdl, 0);
1016b285192aSMauro Carvalho Chehab cx18_write_reg(cx, 5, CX18_DSP0_INTERRUPT_MASK);
1017b285192aSMauro Carvalho Chehab wake_up(&s->waitq);
1018b285192aSMauro Carvalho Chehab
1019b285192aSMauro Carvalho Chehab return 0;
1020b285192aSMauro Carvalho Chehab }
1021b285192aSMauro Carvalho Chehab EXPORT_SYMBOL(cx18_stop_v4l2_encode_stream);
1022b285192aSMauro Carvalho Chehab
cx18_find_handle(struct cx18 * cx)1023b285192aSMauro Carvalho Chehab u32 cx18_find_handle(struct cx18 *cx)
1024b285192aSMauro Carvalho Chehab {
1025b285192aSMauro Carvalho Chehab int i;
1026b285192aSMauro Carvalho Chehab
1027b285192aSMauro Carvalho Chehab /* find first available handle to be used for global settings */
1028b285192aSMauro Carvalho Chehab for (i = 0; i < CX18_MAX_STREAMS; i++) {
1029b285192aSMauro Carvalho Chehab struct cx18_stream *s = &cx->streams[i];
1030b285192aSMauro Carvalho Chehab
103108569d64SHans Verkuil if (s->video_dev.v4l2_dev && (s->handle != CX18_INVALID_TASK_HANDLE))
1032b285192aSMauro Carvalho Chehab return s->handle;
1033b285192aSMauro Carvalho Chehab }
1034b285192aSMauro Carvalho Chehab return CX18_INVALID_TASK_HANDLE;
1035b285192aSMauro Carvalho Chehab }
1036b285192aSMauro Carvalho Chehab
cx18_handle_to_stream(struct cx18 * cx,u32 handle)1037b285192aSMauro Carvalho Chehab struct cx18_stream *cx18_handle_to_stream(struct cx18 *cx, u32 handle)
1038b285192aSMauro Carvalho Chehab {
1039b285192aSMauro Carvalho Chehab int i;
1040b285192aSMauro Carvalho Chehab struct cx18_stream *s;
1041b285192aSMauro Carvalho Chehab
1042b285192aSMauro Carvalho Chehab if (handle == CX18_INVALID_TASK_HANDLE)
1043b285192aSMauro Carvalho Chehab return NULL;
1044b285192aSMauro Carvalho Chehab
1045b285192aSMauro Carvalho Chehab for (i = 0; i < CX18_MAX_STREAMS; i++) {
1046b285192aSMauro Carvalho Chehab s = &cx->streams[i];
1047b285192aSMauro Carvalho Chehab if (s->handle != handle)
1048b285192aSMauro Carvalho Chehab continue;
1049b285192aSMauro Carvalho Chehab if (cx18_stream_enabled(s))
1050b285192aSMauro Carvalho Chehab return s;
1051b285192aSMauro Carvalho Chehab }
1052b285192aSMauro Carvalho Chehab return NULL;
1053b285192aSMauro Carvalho Chehab }
1054