1 /*- 2 * Copyright (c) 2007 Damien Bergamini <damien.bergamini@free.fr> 3 * Copyright (c) 2012 Bernhard Schmidt <bschmidt@FreeBSD.org> 4 * 5 * Permission to use, copy, modify, and distribute this software for any 6 * purpose with or without fee is hereby granted, provided that the above 7 * copyright notice and this permission notice appear in all copies. 8 * 9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF 15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 16 * 17 * $OpenBSD: rt2860reg.h,v 1.30 2010/05/10 18:17:10 damien Exp $ 18 */ 19 20 #define RT2860_NOISE_FLOOR -95 21 22 /* PCI registers */ 23 #define RT2860_PCI_CFG 0x0000 24 #define RT2860_PCI_EECTRL 0x0004 25 #define RT2860_PCI_MCUCTRL 0x0008 26 #define RT2860_PCI_SYSCTRL 0x000c 27 #define RT2860_PCIE_JTAG 0x0010 28 29 #define RT3090_AUX_CTRL 0x010c 30 31 #define RT3070_OPT_14 0x0114 32 33 /* SCH/DMA registers */ 34 #define RT2860_INT_STATUS 0x0200 35 #define RT2860_INT_MASK 0x0204 36 #define RT2860_WPDMA_GLO_CFG 0x0208 37 #define RT2860_WPDMA_RST_IDX 0x020c 38 #define RT2860_DELAY_INT_CFG 0x0210 39 #define RT2860_WMM_AIFSN_CFG 0x0214 40 #define RT2860_WMM_CWMIN_CFG 0x0218 41 #define RT2860_WMM_CWMAX_CFG 0x021c 42 #define RT2860_WMM_TXOP0_CFG 0x0220 43 #define RT2860_WMM_TXOP1_CFG 0x0224 44 #define RT2860_GPIO_CTRL 0x0228 45 #define RT2860_MCU_CMD_REG 0x022c 46 #define RT2860_TX_BASE_PTR(qid) (0x0230 + (qid) * 16) 47 #define RT2860_TX_MAX_CNT(qid) (0x0234 + (qid) * 16) 48 #define RT2860_TX_CTX_IDX(qid) (0x0238 + (qid) * 16) 49 #define RT2860_TX_DTX_IDX(qid) (0x023c + (qid) * 16) 50 #define RT2860_RX_BASE_PTR 0x0290 51 #define RT2860_RX_MAX_CNT 0x0294 52 #define RT2860_RX_CALC_IDX 0x0298 53 #define RT2860_FS_DRX_IDX 0x029c 54 #define RT2860_USB_DMA_CFG 0x02a0 /* RT2870 only */ 55 #define RT2860_US_CYC_CNT 0x02a4 56 57 /* PBF registers */ 58 #define RT2860_SYS_CTRL 0x0400 59 #define RT2860_HOST_CMD 0x0404 60 #define RT2860_PBF_CFG 0x0408 61 #define RT2860_MAX_PCNT 0x040c 62 #define RT2860_BUF_CTRL 0x0410 63 #define RT2860_MCU_INT_STA 0x0414 64 #define RT2860_MCU_INT_ENA 0x0418 65 #define RT2860_TXQ_IO(qid) (0x041c + (qid) * 4) 66 #define RT2860_RX0Q_IO 0x0424 67 #define RT2860_BCN_OFFSET0 0x042c 68 #define RT2860_BCN_OFFSET1 0x0430 69 #define RT2860_TXRXQ_STA 0x0434 70 #define RT2860_TXRXQ_PCNT 0x0438 71 #define RT2860_PBF_DBG 0x043c 72 #define RT2860_CAP_CTRL 0x0440 73 74 /* RT3070 registers */ 75 #define RT3070_RF_CSR_CFG 0x0500 76 #define RT3070_EFUSE_CTRL 0x0580 77 #define RT3070_EFUSE_DATA0 0x0590 78 #define RT3070_EFUSE_DATA1 0x0594 79 #define RT3070_EFUSE_DATA2 0x0598 80 #define RT3070_EFUSE_DATA3 0x059c 81 #define RT3090_OSC_CTRL 0x05a4 82 #define RT3070_LDO_CFG0 0x05d4 83 #define RT3070_GPIO_SWITCH 0x05dc 84 85 /* MAC registers */ 86 #define RT2860_ASIC_VER_ID 0x1000 87 #define RT2860_MAC_SYS_CTRL 0x1004 88 #define RT2860_MAC_ADDR_DW0 0x1008 89 #define RT2860_MAC_ADDR_DW1 0x100c 90 #define RT2860_MAC_BSSID_DW0 0x1010 91 #define RT2860_MAC_BSSID_DW1 0x1014 92 #define RT2860_MAX_LEN_CFG 0x1018 93 #define RT2860_BBP_CSR_CFG 0x101c 94 #define RT2860_RF_CSR_CFG0 0x1020 95 #define RT2860_RF_CSR_CFG1 0x1024 96 #define RT2860_RF_CSR_CFG2 0x1028 97 #define RT2860_LED_CFG 0x102c 98 99 /* undocumented registers */ 100 #define RT2860_DEBUG 0x10f4 101 102 /* MAC Timing control registers */ 103 #define RT2860_XIFS_TIME_CFG 0x1100 104 #define RT2860_BKOFF_SLOT_CFG 0x1104 105 #define RT2860_NAV_TIME_CFG 0x1108 106 #define RT2860_CH_TIME_CFG 0x110c 107 #define RT2860_PBF_LIFE_TIMER 0x1110 108 #define RT2860_BCN_TIME_CFG 0x1114 109 #define RT2860_TBTT_SYNC_CFG 0x1118 110 #define RT2860_TSF_TIMER_DW0 0x111c 111 #define RT2860_TSF_TIMER_DW1 0x1120 112 #define RT2860_TBTT_TIMER 0x1124 113 #define RT2860_INT_TIMER_CFG 0x1128 114 #define RT2860_INT_TIMER_EN 0x112c 115 #define RT2860_CH_IDLE_TIME 0x1130 116 117 /* MAC Power Save configuration registers */ 118 #define RT2860_MAC_STATUS_REG 0x1200 119 #define RT2860_PWR_PIN_CFG 0x1204 120 #define RT2860_AUTO_WAKEUP_CFG 0x1208 121 122 /* MAC TX configuration registers */ 123 #define RT2860_EDCA_AC_CFG(aci) (0x1300 + (aci) * 4) 124 #define RT2860_EDCA_TID_AC_MAP 0x1310 125 #define RT2860_TX_PWR_CFG(ridx) (0x1314 + (ridx) * 4) 126 #define RT2860_TX_PIN_CFG 0x1328 127 #define RT2860_TX_BAND_CFG 0x132c 128 #define RT2860_TX_SW_CFG0 0x1330 129 #define RT2860_TX_SW_CFG1 0x1334 130 #define RT2860_TX_SW_CFG2 0x1338 131 #define RT2860_TXOP_THRES_CFG 0x133c 132 #define RT2860_TXOP_CTRL_CFG 0x1340 133 #define RT2860_TX_RTS_CFG 0x1344 134 #define RT2860_TX_TIMEOUT_CFG 0x1348 135 #define RT2860_TX_RTY_CFG 0x134c 136 #define RT2860_TX_LINK_CFG 0x1350 137 #define RT2860_HT_FBK_CFG0 0x1354 138 #define RT2860_HT_FBK_CFG1 0x1358 139 #define RT2860_LG_FBK_CFG0 0x135c 140 #define RT2860_LG_FBK_CFG1 0x1360 141 #define RT2860_CCK_PROT_CFG 0x1364 142 #define RT2860_OFDM_PROT_CFG 0x1368 143 #define RT2860_MM20_PROT_CFG 0x136c 144 #define RT2860_MM40_PROT_CFG 0x1370 145 #define RT2860_GF20_PROT_CFG 0x1374 146 #define RT2860_GF40_PROT_CFG 0x1378 147 #define RT2860_EXP_CTS_TIME 0x137c 148 #define RT2860_EXP_ACK_TIME 0x1380 149 150 /* MAC RX configuration registers */ 151 #define RT2860_RX_FILTR_CFG 0x1400 152 #define RT2860_AUTO_RSP_CFG 0x1404 153 #define RT2860_LEGACY_BASIC_RATE 0x1408 154 #define RT2860_HT_BASIC_RATE 0x140c 155 #define RT2860_HT_CTRL_CFG 0x1410 156 #define RT2860_SIFS_COST_CFG 0x1414 157 #define RT2860_RX_PARSER_CFG 0x1418 158 159 /* MAC Security configuration registers */ 160 #define RT2860_TX_SEC_CNT0 0x1500 161 #define RT2860_RX_SEC_CNT0 0x1504 162 #define RT2860_CCMP_FC_MUTE 0x1508 163 164 /* MAC HCCA/PSMP configuration registers */ 165 #define RT2860_TXOP_HLDR_ADDR0 0x1600 166 #define RT2860_TXOP_HLDR_ADDR1 0x1604 167 #define RT2860_TXOP_HLDR_ET 0x1608 168 #define RT2860_QOS_CFPOLL_RA_DW0 0x160c 169 #define RT2860_QOS_CFPOLL_A1_DW1 0x1610 170 #define RT2860_QOS_CFPOLL_QC 0x1614 171 172 /* MAC Statistics Counters */ 173 #define RT2860_RX_STA_CNT0 0x1700 174 #define RT2860_RX_STA_CNT1 0x1704 175 #define RT2860_RX_STA_CNT2 0x1708 176 #define RT2860_TX_STA_CNT0 0x170c 177 #define RT2860_TX_STA_CNT1 0x1710 178 #define RT2860_TX_STA_CNT2 0x1714 179 #define RT2860_TX_STAT_FIFO 0x1718 180 181 /* RX WCID search table */ 182 #define RT2860_WCID_ENTRY(wcid) (0x1800 + (wcid) * 8) 183 184 #define RT2860_FW_BASE 0x2000 185 #define RT2870_FW_BASE 0x3000 186 187 /* Pair-wise key table */ 188 #define RT2860_PKEY(wcid) (0x4000 + (wcid) * 32) 189 190 /* IV/EIV table */ 191 #define RT2860_IVEIV(wcid) (0x6000 + (wcid) * 8) 192 193 /* WCID attribute table */ 194 #define RT2860_WCID_ATTR(wcid) (0x6800 + (wcid) * 4) 195 196 /* Shared Key Table */ 197 #define RT2860_SKEY(vap, kidx) (0x6c00 + (vap) * 128 + (kidx) * 32) 198 199 /* Shared Key Mode */ 200 #define RT2860_SKEY_MODE_0_7 0x7000 201 #define RT2860_SKEY_MODE_8_15 0x7004 202 #define RT2860_SKEY_MODE_16_23 0x7008 203 #define RT2860_SKEY_MODE_24_31 0x700c 204 205 /* Shared Memory between MCU and host */ 206 #define RT2860_H2M_MAILBOX 0x7010 207 #define RT2860_H2M_MAILBOX_CID 0x7014 208 #define RT2860_H2M_MAILBOX_STATUS 0x701c 209 #define RT2860_H2M_BBPAGENT 0x7028 210 #define RT2860_BCN_BASE(vap) (0x7800 + (vap) * 512) 211 212 /* possible flags for RT2860_PCI_CFG */ 213 #define RT2860_PCI_CFG_USB (1 << 17) 214 #define RT2860_PCI_CFG_PCI (1 << 16) 215 216 /* possible flags for register RT2860_PCI_EECTRL */ 217 #define RT2860_C (1 << 0) 218 #define RT2860_S (1 << 1) 219 #define RT2860_D (1 << 2) 220 #define RT2860_SHIFT_D 2 221 #define RT2860_Q (1 << 3) 222 #define RT2860_SHIFT_Q 3 223 224 /* possible flags for registers INT_STATUS/INT_MASK */ 225 #define RT2860_TX_COHERENT (1 << 17) 226 #define RT2860_RX_COHERENT (1 << 16) 227 #define RT2860_MAC_INT_4 (1 << 15) 228 #define RT2860_MAC_INT_3 (1 << 14) 229 #define RT2860_MAC_INT_2 (1 << 13) 230 #define RT2860_MAC_INT_1 (1 << 12) 231 #define RT2860_MAC_INT_0 (1 << 11) 232 #define RT2860_TX_RX_COHERENT (1 << 10) 233 #define RT2860_MCU_CMD_INT (1 << 9) 234 #define RT2860_TX_DONE_INT5 (1 << 8) 235 #define RT2860_TX_DONE_INT4 (1 << 7) 236 #define RT2860_TX_DONE_INT3 (1 << 6) 237 #define RT2860_TX_DONE_INT2 (1 << 5) 238 #define RT2860_TX_DONE_INT1 (1 << 4) 239 #define RT2860_TX_DONE_INT0 (1 << 3) 240 #define RT2860_RX_DONE_INT (1 << 2) 241 #define RT2860_TX_DLY_INT (1 << 1) 242 #define RT2860_RX_DLY_INT (1 << 0) 243 244 /* possible flags for register WPDMA_GLO_CFG */ 245 #define RT2860_HDR_SEG_LEN_SHIFT 8 246 #define RT2860_BIG_ENDIAN (1 << 7) 247 #define RT2860_TX_WB_DDONE (1 << 6) 248 #define RT2860_WPDMA_BT_SIZE_SHIFT 4 249 #define RT2860_WPDMA_BT_SIZE16 0 250 #define RT2860_WPDMA_BT_SIZE32 1 251 #define RT2860_WPDMA_BT_SIZE64 2 252 #define RT2860_WPDMA_BT_SIZE128 3 253 #define RT2860_RX_DMA_BUSY (1 << 3) 254 #define RT2860_RX_DMA_EN (1 << 2) 255 #define RT2860_TX_DMA_BUSY (1 << 1) 256 #define RT2860_TX_DMA_EN (1 << 0) 257 258 /* flags for register WPDMA_RST_IDX */ 259 #define RT2860_RST_DRX_IDX0 (1 << 16) 260 #define RT2860_RST_DTX_IDX5 (1 << 5) 261 #define RT2860_RST_DTX_IDX4 (1 << 4) 262 #define RT2860_RST_DTX_IDX3 (1 << 3) 263 #define RT2860_RST_DTX_IDX2 (1 << 2) 264 #define RT2860_RST_DTX_IDX1 (1 << 1) 265 #define RT2860_RST_DTX_IDX0 (1 << 0) 266 267 /* possible flags for register DELAY_INT_CFG */ 268 #define RT2860_TXDLY_INT_EN (1U << 31) 269 #define RT2860_TXMAX_PINT_SHIFT 24 270 #define RT2860_TXMAX_PTIME_SHIFT 16 271 #define RT2860_RXDLY_INT_EN (1 << 15) 272 #define RT2860_RXMAX_PINT_SHIFT 8 273 #define RT2860_RXMAX_PTIME_SHIFT 0 274 275 /* possible flags for register GPIO_CTRL */ 276 #define RT2860_GPIO_D_SHIFT 8 277 #define RT2860_GPIO_O_SHIFT 0 278 279 /* possible flags for register USB_DMA_CFG */ 280 #define RT2860_USB_TX_BUSY (1U << 31) 281 #define RT2860_USB_RX_BUSY (1 << 30) 282 #define RT2860_USB_EPOUT_VLD_SHIFT 24 283 #define RT2860_USB_TX_EN (1 << 23) 284 #define RT2860_USB_RX_EN (1 << 22) 285 #define RT2860_USB_RX_AGG_EN (1 << 21) 286 #define RT2860_USB_TXOP_HALT (1 << 20) 287 #define RT2860_USB_TX_CLEAR (1 << 19) 288 #define RT2860_USB_PHY_WD_EN (1 << 16) 289 #define RT2860_USB_PHY_MAN_RST (1 << 15) 290 #define RT2860_USB_RX_AGG_LMT(x) ((x) << 8) /* in unit of 1KB */ 291 #define RT2860_USB_RX_AGG_TO(x) ((x) & 0xff) /* in unit of 33ns */ 292 293 /* possible flags for register US_CYC_CNT */ 294 #define RT2860_TEST_EN (1 << 24) 295 #define RT2860_TEST_SEL_SHIFT 16 296 #define RT2860_BT_MODE_EN (1 << 8) 297 #define RT2860_US_CYC_CNT_SHIFT 0 298 299 /* possible flags for register SYS_CTRL */ 300 #define RT2860_HST_PM_SEL (1 << 16) 301 #define RT2860_CAP_MODE (1 << 14) 302 #define RT2860_PME_OEN (1 << 13) 303 #define RT2860_CLKSELECT (1 << 12) 304 #define RT2860_PBF_CLK_EN (1 << 11) 305 #define RT2860_MAC_CLK_EN (1 << 10) 306 #define RT2860_DMA_CLK_EN (1 << 9) 307 #define RT2860_MCU_READY (1 << 7) 308 #define RT2860_ASY_RESET (1 << 4) 309 #define RT2860_PBF_RESET (1 << 3) 310 #define RT2860_MAC_RESET (1 << 2) 311 #define RT2860_DMA_RESET (1 << 1) 312 #define RT2860_MCU_RESET (1 << 0) 313 314 /* possible values for register HOST_CMD */ 315 #define RT2860_MCU_CMD_SLEEP 0x30 316 #define RT2860_MCU_CMD_WAKEUP 0x31 317 #define RT2860_MCU_CMD_LEDS 0x50 318 #define RT2860_MCU_CMD_LED_RSSI 0x51 319 #define RT2860_MCU_CMD_LED1 0x52 320 #define RT2860_MCU_CMD_LED2 0x53 321 #define RT2860_MCU_CMD_LED3 0x54 322 #define RT2860_MCU_CMD_RFRESET 0x72 323 #define RT2860_MCU_CMD_ANTSEL 0x73 324 #define RT2860_MCU_CMD_BBP 0x80 325 #define RT2860_MCU_CMD_PSLEVEL 0x83 326 327 /* possible flags for register PBF_CFG */ 328 #define RT2860_TX1Q_NUM_SHIFT 21 329 #define RT2860_TX2Q_NUM_SHIFT 16 330 #define RT2860_NULL0_MODE (1 << 15) 331 #define RT2860_NULL1_MODE (1 << 14) 332 #define RT2860_RX_DROP_MODE (1 << 13) 333 #define RT2860_TX0Q_MANUAL (1 << 12) 334 #define RT2860_TX1Q_MANUAL (1 << 11) 335 #define RT2860_TX2Q_MANUAL (1 << 10) 336 #define RT2860_RX0Q_MANUAL (1 << 9) 337 #define RT2860_HCCA_EN (1 << 8) 338 #define RT2860_TX0Q_EN (1 << 4) 339 #define RT2860_TX1Q_EN (1 << 3) 340 #define RT2860_TX2Q_EN (1 << 2) 341 #define RT2860_RX0Q_EN (1 << 1) 342 343 /* possible flags for register BUF_CTRL */ 344 #define RT2860_WRITE_TXQ(qid) (1 << (11 - (qid))) 345 #define RT2860_NULL0_KICK (1 << 7) 346 #define RT2860_NULL1_KICK (1 << 6) 347 #define RT2860_BUF_RESET (1 << 5) 348 #define RT2860_READ_TXQ(qid) (1 << (3 - (qid)) 349 #define RT2860_READ_RX0Q (1 << 0) 350 351 /* possible flags for registers MCU_INT_STA/MCU_INT_ENA */ 352 #define RT2860_MCU_MAC_INT_8 (1 << 24) 353 #define RT2860_MCU_MAC_INT_7 (1 << 23) 354 #define RT2860_MCU_MAC_INT_6 (1 << 22) 355 #define RT2860_MCU_MAC_INT_4 (1 << 20) 356 #define RT2860_MCU_MAC_INT_3 (1 << 19) 357 #define RT2860_MCU_MAC_INT_2 (1 << 18) 358 #define RT2860_MCU_MAC_INT_1 (1 << 17) 359 #define RT2860_MCU_MAC_INT_0 (1 << 16) 360 #define RT2860_DTX0_INT (1 << 11) 361 #define RT2860_DTX1_INT (1 << 10) 362 #define RT2860_DTX2_INT (1 << 9) 363 #define RT2860_DRX0_INT (1 << 8) 364 #define RT2860_HCMD_INT (1 << 7) 365 #define RT2860_N0TX_INT (1 << 6) 366 #define RT2860_N1TX_INT (1 << 5) 367 #define RT2860_BCNTX_INT (1 << 4) 368 #define RT2860_MTX0_INT (1 << 3) 369 #define RT2860_MTX1_INT (1 << 2) 370 #define RT2860_MTX2_INT (1 << 1) 371 #define RT2860_MRX0_INT (1 << 0) 372 373 /* possible flags for register TXRXQ_PCNT */ 374 #define RT2860_RX0Q_PCNT_MASK 0xff000000 375 #define RT2860_TX2Q_PCNT_MASK 0x00ff0000 376 #define RT2860_TX1Q_PCNT_MASK 0x0000ff00 377 #define RT2860_TX0Q_PCNT_MASK 0x000000ff 378 379 /* possible flags for register CAP_CTRL */ 380 #define RT2860_CAP_ADC_FEQ (1U << 31) 381 #define RT2860_CAP_START (1 << 30) 382 #define RT2860_MAN_TRIG (1 << 29) 383 #define RT2860_TRIG_OFFSET_SHIFT 16 384 #define RT2860_START_ADDR_SHIFT 0 385 386 /* possible flags for register RF_CSR_CFG */ 387 #define RT3070_RF_KICK (1 << 17) 388 #define RT3070_RF_WRITE (1 << 16) 389 390 /* possible flags for register EFUSE_CTRL */ 391 #define RT3070_SEL_EFUSE (1U << 31) 392 #define RT3070_EFSROM_KICK (1 << 30) 393 #define RT3070_EFSROM_AIN_MASK 0x03ff0000 394 #define RT3070_EFSROM_AIN_SHIFT 16 395 #define RT3070_EFSROM_MODE_MASK 0x000000c0 396 #define RT3070_EFUSE_AOUT_MASK 0x0000003f 397 398 /* possible flags for register MAC_SYS_CTRL */ 399 #define RT2860_RX_TS_EN (1 << 7) 400 #define RT2860_WLAN_HALT_EN (1 << 6) 401 #define RT2860_PBF_LOOP_EN (1 << 5) 402 #define RT2860_CONT_TX_TEST (1 << 4) 403 #define RT2860_MAC_RX_EN (1 << 3) 404 #define RT2860_MAC_TX_EN (1 << 2) 405 #define RT2860_BBP_HRST (1 << 1) 406 #define RT2860_MAC_SRST (1 << 0) 407 408 /* possible flags for register MAC_BSSID_DW1 */ 409 #define RT2860_MULTI_BCN_NUM_SHIFT 18 410 #define RT2860_MULTI_BSSID_MODE_SHIFT 16 411 412 /* possible flags for register MAX_LEN_CFG */ 413 #define RT2860_MIN_MPDU_LEN_SHIFT 16 414 #define RT2860_MAX_PSDU_LEN_SHIFT 12 415 #define RT2860_MAX_PSDU_LEN8K 0 416 #define RT2860_MAX_PSDU_LEN16K 1 417 #define RT2860_MAX_PSDU_LEN32K 2 418 #define RT2860_MAX_PSDU_LEN64K 3 419 #define RT2860_MAX_MPDU_LEN_SHIFT 0 420 421 /* possible flags for registers BBP_CSR_CFG/H2M_BBPAGENT */ 422 #define RT2860_BBP_RW_PARALLEL (1 << 19) 423 #define RT2860_BBP_PAR_DUR_112_5 (1 << 18) 424 #define RT2860_BBP_CSR_KICK (1 << 17) 425 #define RT2860_BBP_CSR_READ (1 << 16) 426 #define RT2860_BBP_ADDR_SHIFT 8 427 #define RT2860_BBP_DATA_SHIFT 0 428 429 /* possible flags for register RF_CSR_CFG0 */ 430 #define RT2860_RF_REG_CTRL (1U << 31) 431 #define RT2860_RF_LE_SEL1 (1 << 30) 432 #define RT2860_RF_LE_STBY (1 << 29) 433 #define RT2860_RF_REG_WIDTH_SHIFT 24 434 #define RT2860_RF_REG_0_SHIFT 0 435 436 /* possible flags for register RF_CSR_CFG1 */ 437 #define RT2860_RF_DUR_5 (1 << 24) 438 #define RT2860_RF_REG_1_SHIFT 0 439 440 /* possible flags for register LED_CFG */ 441 #define RT2860_LED_POL (1 << 30) 442 #define RT2860_Y_LED_MODE_SHIFT 28 443 #define RT2860_G_LED_MODE_SHIFT 26 444 #define RT2860_R_LED_MODE_SHIFT 24 445 #define RT2860_LED_MODE_OFF 0 446 #define RT2860_LED_MODE_BLINK_TX 1 447 #define RT2860_LED_MODE_SLOW_BLINK 2 448 #define RT2860_LED_MODE_ON 3 449 #define RT2860_SLOW_BLK_TIME_SHIFT 16 450 #define RT2860_LED_OFF_TIME_SHIFT 8 451 #define RT2860_LED_ON_TIME_SHIFT 0 452 453 /* possible flags for register XIFS_TIME_CFG */ 454 #define RT2860_BB_RXEND_EN (1 << 29) 455 #define RT2860_EIFS_TIME_SHIFT 20 456 #define RT2860_OFDM_XIFS_TIME_SHIFT 16 457 #define RT2860_OFDM_SIFS_TIME_SHIFT 8 458 #define RT2860_CCK_SIFS_TIME_SHIFT 0 459 460 /* possible flags for register BKOFF_SLOT_CFG */ 461 #define RT2860_CC_DELAY_TIME_SHIFT 8 462 #define RT2860_SLOT_TIME 0 463 464 /* possible flags for register NAV_TIME_CFG */ 465 #define RT2860_NAV_UPD (1U << 31) 466 #define RT2860_NAV_UPD_VAL_SHIFT 16 467 #define RT2860_NAV_CLR_EN (1 << 15) 468 #define RT2860_NAV_TIMER_SHIFT 0 469 470 /* possible flags for register CH_TIME_CFG */ 471 #define RT2860_EIFS_AS_CH_BUSY (1 << 4) 472 #define RT2860_NAV_AS_CH_BUSY (1 << 3) 473 #define RT2860_RX_AS_CH_BUSY (1 << 2) 474 #define RT2860_TX_AS_CH_BUSY (1 << 1) 475 #define RT2860_CH_STA_TIMER_EN (1 << 0) 476 477 /* possible values for register BCN_TIME_CFG */ 478 #define RT2860_TSF_INS_COMP_SHIFT 24 479 #define RT2860_BCN_TX_EN (1 << 20) 480 #define RT2860_TBTT_TIMER_EN (1 << 19) 481 #define RT2860_TSF_SYNC_MODE_SHIFT 17 482 #define RT2860_TSF_SYNC_MODE_DIS 0 483 #define RT2860_TSF_SYNC_MODE_STA 1 484 #define RT2860_TSF_SYNC_MODE_IBSS 2 485 #define RT2860_TSF_SYNC_MODE_HOSTAP 3 486 #define RT2860_TSF_TIMER_EN (1 << 16) 487 #define RT2860_BCN_INTVAL_SHIFT 0 488 489 /* possible flags for register TBTT_SYNC_CFG */ 490 #define RT2860_BCN_CWMIN_SHIFT 20 491 #define RT2860_BCN_AIFSN_SHIFT 16 492 #define RT2860_BCN_EXP_WIN_SHIFT 8 493 #define RT2860_TBTT_ADJUST_SHIFT 0 494 495 /* possible flags for register INT_TIMER_CFG */ 496 #define RT2860_GP_TIMER_SHIFT 16 497 #define RT2860_PRE_TBTT_TIMER_SHIFT 0 498 499 /* possible flags for register INT_TIMER_EN */ 500 #define RT2860_GP_TIMER_EN (1 << 1) 501 #define RT2860_PRE_TBTT_INT_EN (1 << 0) 502 503 /* possible flags for register MAC_STATUS_REG */ 504 #define RT2860_RX_STATUS_BUSY (1 << 1) 505 #define RT2860_TX_STATUS_BUSY (1 << 0) 506 507 /* possible flags for register PWR_PIN_CFG */ 508 #define RT2860_IO_ADDA_PD (1 << 3) 509 #define RT2860_IO_PLL_PD (1 << 2) 510 #define RT2860_IO_RA_PE (1 << 1) 511 #define RT2860_IO_RF_PE (1 << 0) 512 513 /* possible flags for register AUTO_WAKEUP_CFG */ 514 #define RT2860_AUTO_WAKEUP_EN (1 << 15) 515 #define RT2860_SLEEP_TBTT_NUM_SHIFT 8 516 #define RT2860_WAKEUP_LEAD_TIME_SHIFT 0 517 518 /* possible flags for register TX_PIN_CFG */ 519 #define RT3593_LNA_PE_G2_POL (1U << 31) 520 #define RT3593_LNA_PE_A2_POL (1 << 30) 521 #define RT3593_LNA_PE_G2_EN (1 << 29) 522 #define RT3593_LNA_PE_A2_EN (1 << 28) 523 #define RT3593_LNA_PE2_EN (RT3593_LNA_PE_A2_EN | RT3593_LNA_PE_G2_EN) 524 #define RT3593_PA_PE_G2_POL (1 << 27) 525 #define RT3593_PA_PE_A2_POL (1 << 26) 526 #define RT3593_PA_PE_G2_EN (1 << 25) 527 #define RT3593_PA_PE_A2_EN (1 << 24) 528 #define RT2860_TRSW_POL (1 << 19) 529 #define RT2860_TRSW_EN (1 << 18) 530 #define RT2860_RFTR_POL (1 << 17) 531 #define RT2860_RFTR_EN (1 << 16) 532 #define RT2860_LNA_PE_G1_POL (1 << 15) 533 #define RT2860_LNA_PE_A1_POL (1 << 14) 534 #define RT2860_LNA_PE_G0_POL (1 << 13) 535 #define RT2860_LNA_PE_A0_POL (1 << 12) 536 #define RT2860_LNA_PE_G1_EN (1 << 11) 537 #define RT2860_LNA_PE_A1_EN (1 << 10) 538 #define RT2860_LNA_PE1_EN (RT2860_LNA_PE_A1_EN | RT2860_LNA_PE_G1_EN) 539 #define RT2860_LNA_PE_G0_EN (1 << 9) 540 #define RT2860_LNA_PE_A0_EN (1 << 8) 541 #define RT2860_LNA_PE0_EN (RT2860_LNA_PE_A0_EN | RT2860_LNA_PE_G0_EN) 542 #define RT2860_PA_PE_G1_POL (1 << 7) 543 #define RT2860_PA_PE_A1_POL (1 << 6) 544 #define RT2860_PA_PE_G0_POL (1 << 5) 545 #define RT2860_PA_PE_A0_POL (1 << 4) 546 #define RT2860_PA_PE_G1_EN (1 << 3) 547 #define RT2860_PA_PE_A1_EN (1 << 2) 548 #define RT2860_PA_PE_G0_EN (1 << 1) 549 #define RT2860_PA_PE_A0_EN (1 << 0) 550 551 /* possible flags for register TX_BAND_CFG */ 552 #define RT2860_5G_BAND_SEL_N (1 << 2) 553 #define RT2860_5G_BAND_SEL_P (1 << 1) 554 #define RT2860_TX_BAND_SEL (1 << 0) 555 556 /* possible flags for register TX_SW_CFG0 */ 557 #define RT2860_DLY_RFTR_EN_SHIFT 24 558 #define RT2860_DLY_TRSW_EN_SHIFT 16 559 #define RT2860_DLY_PAPE_EN_SHIFT 8 560 #define RT2860_DLY_TXPE_EN_SHIFT 0 561 562 /* possible flags for register TX_SW_CFG1 */ 563 #define RT2860_DLY_RFTR_DIS_SHIFT 16 564 #define RT2860_DLY_TRSW_DIS_SHIFT 8 565 #define RT2860_DLY_PAPE_DIS SHIFT 0 566 567 /* possible flags for register TX_SW_CFG2 */ 568 #define RT2860_DLY_LNA_EN_SHIFT 24 569 #define RT2860_DLY_LNA_DIS_SHIFT 16 570 #define RT2860_DLY_DAC_EN_SHIFT 8 571 #define RT2860_DLY_DAC_DIS_SHIFT 0 572 573 /* possible flags for register TXOP_THRES_CFG */ 574 #define RT2860_TXOP_REM_THRES_SHIFT 24 575 #define RT2860_CF_END_THRES_SHIFT 16 576 #define RT2860_RDG_IN_THRES 8 577 #define RT2860_RDG_OUT_THRES 0 578 579 /* possible flags for register TXOP_CTRL_CFG */ 580 #define RT2860_EXT_CW_MIN_SHIFT 16 581 #define RT2860_EXT_CCA_DLY_SHIFT 8 582 #define RT2860_EXT_CCA_EN (1 << 7) 583 #define RT2860_LSIG_TXOP_EN (1 << 6) 584 #define RT2860_TXOP_TRUN_EN_MIMOPS (1 << 4) 585 #define RT2860_TXOP_TRUN_EN_TXOP (1 << 3) 586 #define RT2860_TXOP_TRUN_EN_RATE (1 << 2) 587 #define RT2860_TXOP_TRUN_EN_AC (1 << 1) 588 #define RT2860_TXOP_TRUN_EN_TIMEOUT (1 << 0) 589 590 /* possible flags for register TX_RTS_CFG */ 591 #define RT2860_RTS_FBK_EN (1 << 24) 592 #define RT2860_RTS_THRES_SHIFT 8 593 #define RT2860_RTS_RTY_LIMIT_SHIFT 0 594 595 /* possible flags for register TX_TIMEOUT_CFG */ 596 #define RT2860_TXOP_TIMEOUT_SHIFT 16 597 #define RT2860_RX_ACK_TIMEOUT_SHIFT 8 598 #define RT2860_MPDU_LIFE_TIME_SHIFT 4 599 600 /* possible flags for register TX_RTY_CFG */ 601 #define RT2860_TX_AUTOFB_EN (1 << 30) 602 #define RT2860_AGG_RTY_MODE_TIMER (1 << 29) 603 #define RT2860_NAG_RTY_MODE_TIMER (1 << 28) 604 #define RT2860_LONG_RTY_THRES_SHIFT 16 605 #define RT2860_LONG_RTY_LIMIT_SHIFT 8 606 #define RT2860_SHORT_RTY_LIMIT_SHIFT 0 607 608 /* possible flags for register TX_LINK_CFG */ 609 #define RT2860_REMOTE_MFS_SHIFT 24 610 #define RT2860_REMOTE_MFB_SHIFT 16 611 #define RT2860_TX_CFACK_EN (1 << 12) 612 #define RT2860_TX_RDG_EN (1 << 11) 613 #define RT2860_TX_MRQ_EN (1 << 10) 614 #define RT2860_REMOTE_UMFS_EN (1 << 9) 615 #define RT2860_TX_MFB_EN (1 << 8) 616 #define RT2860_REMOTE_MFB_LT_SHIFT 0 617 618 /* possible flags for registers *_PROT_CFG */ 619 #define RT2860_RTSTH_EN (1 << 26) 620 #define RT2860_TXOP_ALLOW_GF40 (1 << 25) 621 #define RT2860_TXOP_ALLOW_GF20 (1 << 24) 622 #define RT2860_TXOP_ALLOW_MM40 (1 << 23) 623 #define RT2860_TXOP_ALLOW_MM20 (1 << 22) 624 #define RT2860_TXOP_ALLOW_OFDM (1 << 21) 625 #define RT2860_TXOP_ALLOW_CCK (1 << 20) 626 #define RT2860_TXOP_ALLOW_ALL (0x3f << 20) 627 #define RT2860_PROT_NAV_SHORT (1 << 18) 628 #define RT2860_PROT_NAV_LONG (2 << 18) 629 #define RT2860_PROT_CTRL_RTS_CTS (1 << 16) 630 #define RT2860_PROT_CTRL_CTS (2 << 16) 631 632 /* possible flags for registers EXP_{CTS,ACK}_TIME */ 633 #define RT2860_EXP_OFDM_TIME_SHIFT 16 634 #define RT2860_EXP_CCK_TIME_SHIFT 0 635 636 /* possible flags for register RX_FILTR_CFG */ 637 #define RT2860_DROP_CTRL_RSV (1 << 16) 638 #define RT2860_DROP_BAR (1 << 15) 639 #define RT2860_DROP_BA (1 << 14) 640 #define RT2860_DROP_PSPOLL (1 << 13) 641 #define RT2860_DROP_RTS (1 << 12) 642 #define RT2860_DROP_CTS (1 << 11) 643 #define RT2860_DROP_ACK (1 << 10) 644 #define RT2860_DROP_CFEND (1 << 9) 645 #define RT2860_DROP_CFACK (1 << 8) 646 #define RT2860_DROP_DUPL (1 << 7) 647 #define RT2860_DROP_BC (1 << 6) 648 #define RT2860_DROP_MC (1 << 5) 649 #define RT2860_DROP_VER_ERR (1 << 4) 650 #define RT2860_DROP_NOT_MYBSS (1 << 3) 651 #define RT2860_DROP_UC_NOME (1 << 2) 652 #define RT2860_DROP_PHY_ERR (1 << 1) 653 #define RT2860_DROP_CRC_ERR (1 << 0) 654 655 /* possible flags for register AUTO_RSP_CFG */ 656 #define RT2860_CTRL_PWR_BIT (1 << 7) 657 #define RT2860_BAC_ACK_POLICY (1 << 6) 658 #define RT2860_CCK_SHORT_EN (1 << 4) 659 #define RT2860_CTS_40M_REF_EN (1 << 3) 660 #define RT2860_CTS_40M_MODE_EN (1 << 2) 661 #define RT2860_BAC_ACKPOLICY_EN (1 << 1) 662 #define RT2860_AUTO_RSP_EN (1 << 0) 663 664 /* possible flags for register SIFS_COST_CFG */ 665 #define RT2860_OFDM_SIFS_COST_SHIFT 8 666 #define RT2860_CCK_SIFS_COST_SHIFT 0 667 668 /* possible flags for register TXOP_HLDR_ET */ 669 #define RT2860_TXOP_ETM1_EN (1 << 25) 670 #define RT2860_TXOP_ETM0_EN (1 << 24) 671 #define RT2860_TXOP_ETM_THRES_SHIFT 16 672 #define RT2860_TXOP_ETO_EN (1 << 8) 673 #define RT2860_TXOP_ETO_THRES_SHIFT 1 674 #define RT2860_PER_RX_RST_EN (1 << 0) 675 676 /* possible flags for register TX_STAT_FIFO */ 677 #define RT2860_TXQ_MCS_SHIFT 16 678 #define RT2860_TXQ_WCID_SHIFT 8 679 #define RT2860_TXQ_ACKREQ (1 << 7) 680 #define RT2860_TXQ_AGG (1 << 6) 681 #define RT2860_TXQ_OK (1 << 5) 682 #define RT2860_TXQ_PID_SHIFT 1 683 #define RT2860_TXQ_VLD (1 << 0) 684 685 /* possible flags for register WCID_ATTR */ 686 #define RT2860_MODE_NOSEC 0 687 #define RT2860_MODE_WEP40 1 688 #define RT2860_MODE_WEP104 2 689 #define RT2860_MODE_TKIP 3 690 #define RT2860_MODE_AES_CCMP 4 691 #define RT2860_MODE_CKIP40 5 692 #define RT2860_MODE_CKIP104 6 693 #define RT2860_MODE_CKIP128 7 694 #define RT2860_RX_PKEY_EN (1 << 0) 695 696 /* possible flags for register H2M_MAILBOX */ 697 #define RT2860_H2M_BUSY (1 << 24) 698 #define RT2860_TOKEN_NO_INTR 0xff 699 700 /* possible flags for MCU command RT2860_MCU_CMD_LEDS */ 701 #define RT2860_LED_RADIO (1 << 13) 702 #define RT2860_LED_LINK_2GHZ (1 << 14) 703 #define RT2860_LED_LINK_5GHZ (1 << 15) 704 705 /* possible flags for RT3020 RF register 1 */ 706 #define RT3070_RF_BLOCK (1 << 0) 707 #define RT3070_PLL_PD (1 << 1) 708 #define RT3070_RX0_PD (1 << 2) 709 #define RT3070_TX0_PD (1 << 3) 710 #define RT3070_RX1_PD (1 << 4) 711 #define RT3070_TX1_PD (1 << 5) 712 #define RT3070_RX2_PD (1 << 6) 713 #define RT3070_TX2_PD (1 << 7) 714 715 /* possible flags for RT3020 RF register 7 */ 716 #define RT3070_TUNE (1 << 0) 717 718 /* possible flags for RT3020 RF register 15 */ 719 #define RT3070_TX_LO2 (1 << 3) 720 721 /* possible flags for RT3020 RF register 17 */ 722 #define RT3070_TX_LO1 (1 << 3) 723 724 /* possible flags for RT3020 RF register 20 */ 725 #define RT3070_RX_LO1 (1 << 3) 726 727 /* possible flags for RT3020 RF register 21 */ 728 #define RT3070_RX_LO2 (1 << 3) 729 #define RT3070_RX_CTB (1 << 7) 730 731 /* possible flags for RT3020 RF register 22 */ 732 #define RT3070_BB_LOOPBACK (1 << 0) 733 734 /* possible flags for RT3053 RF register 1 */ 735 #define RT3593_VCO (1 << 0) 736 737 /* possible flags for RT3053 RF register 2 */ 738 #define RT3593_RESCAL (1 << 7) 739 740 /* possible flags for RT3053 RF register 3 */ 741 #define RT3593_VCOCAL (1 << 7) 742 743 /* possible flags for RT3053 RF register 6 */ 744 #define RT3593_VCO_IC (1 << 6) 745 746 /* possible flags for RT3053 RF register 20 */ 747 #define RT3593_LDO_PLL_VC_MASK 0x0e 748 #define RT3593_LDO_RF_VC_MASK 0xe0 749 750 /* possible flags for RT3053 RF register 22 */ 751 #define RT3593_CP_IC_MASK 0xe0 752 #define RT3593_CP_IC_SHIFT 5 753 754 /* possible flags for RT3053 RF register 46 */ 755 #define RT3593_RX_CTB (1 << 5) 756 757 #define RT3090_DEF_LNA 10 758 759 /* possible flags for RT5390 RF register 38 */ 760 #define RT5390_RX_LO1 (1 << 5) 761 762 /* possible flags for RT5390 RF register 39 */ 763 #define RT5390_RX_LO2 (1 << 7) 764 765 /* possible flags for RT5390 RF register 42 */ 766 #define RT5390_RX_CTB (1 << 6) 767 768 /* possible flags for RT5390 BBP register 4 */ 769 #define RT5390_MAC_IF_CTRL (1 << 6) 770 771 /* possible flags for RT5390 BBP register 105 */ 772 #define RT5390_MLD (1 << 2) 773 #define RT5390_SIG_MODULATION (1 << 3) 774 775 /* RT2860 TX descriptor */ 776 struct rt2860_txd { 777 uint32_t sdp0; /* Segment Data Pointer 0 */ 778 uint16_t sdl1; /* Segment Data Length 1 */ 779 #define RT2860_TX_BURST (1 << 15) 780 #define RT2860_TX_LS1 (1 << 14) /* SDP1 is the last segment */ 781 782 uint16_t sdl0; /* Segment Data Length 0 */ 783 #define RT2860_TX_DDONE (1 << 15) 784 #define RT2860_TX_LS0 (1 << 14) /* SDP0 is the last segment */ 785 786 uint32_t sdp1; /* Segment Data Pointer 1 */ 787 uint8_t reserved[3]; 788 uint8_t flags; 789 #define RT2860_TX_QSEL_SHIFT 1 790 #define RT2860_TX_QSEL_MGMT (0 << 1) 791 #define RT2860_TX_QSEL_HCCA (1 << 1) 792 #define RT2860_TX_QSEL_EDCA (2 << 1) 793 #define RT2860_TX_WIV (1 << 0) 794 } __packed; 795 796 /* RT2870 TX descriptor */ 797 struct rt2870_txd { 798 uint16_t len; 799 uint8_t pad; 800 uint8_t flags; 801 } __packed; 802 803 /* TX Wireless Information */ 804 struct rt2860_txwi { 805 uint8_t flags; 806 #define RT2860_TX_MPDU_DSITY_SHIFT 5 807 #define RT2860_TX_AMPDU (1 << 4) 808 #define RT2860_TX_TS (1 << 3) 809 #define RT2860_TX_CFACK (1 << 2) 810 #define RT2860_TX_MMPS (1 << 1) 811 #define RT2860_TX_FRAG (1 << 0) 812 813 uint8_t txop; 814 #define RT2860_TX_TXOP_HT 0 815 #define RT2860_TX_TXOP_PIFS 1 816 #define RT2860_TX_TXOP_SIFS 2 817 #define RT2860_TX_TXOP_BACKOFF 3 818 819 uint16_t phy; 820 #define RT2860_PHY_MODE 0xc000 821 #define RT2860_PHY_CCK (0 << 14) 822 #define RT2860_PHY_OFDM (1 << 14) 823 #define RT2860_PHY_HT (2 << 14) 824 #define RT2860_PHY_HT_GF (3 << 14) 825 #define RT2860_PHY_SGI (1 << 8) 826 #define RT2860_PHY_BW40 (1 << 7) 827 #define RT2860_PHY_MCS 0x7f 828 #define RT2860_PHY_SHPRE (1 << 3) 829 830 uint8_t xflags; 831 #define RT2860_TX_BAWINSIZE_SHIFT 2 832 #define RT2860_TX_NSEQ (1 << 1) 833 #define RT2860_TX_ACK (1 << 0) 834 835 uint8_t wcid; /* Wireless Client ID */ 836 uint16_t len; 837 #define RT2860_TX_PID_SHIFT 12 838 839 uint32_t iv; 840 uint32_t eiv; 841 } __packed; 842 843 /* RT2860 RX descriptor */ 844 struct rt2860_rxd { 845 uint32_t sdp0; 846 uint16_t sdl1; /* unused */ 847 uint16_t sdl0; 848 #define RT2860_RX_DDONE (1 << 15) 849 #define RT2860_RX_LS0 (1 << 14) 850 851 uint32_t sdp1; /* unused */ 852 uint32_t flags; 853 #define RT2860_RX_DEC (1 << 16) 854 #define RT2860_RX_AMPDU (1 << 15) 855 #define RT2860_RX_L2PAD (1 << 14) 856 #define RT2860_RX_RSSI (1 << 13) 857 #define RT2860_RX_HTC (1 << 12) 858 #define RT2860_RX_AMSDU (1 << 11) 859 #define RT2860_RX_MICERR (1 << 10) 860 #define RT2860_RX_ICVERR (1 << 9) 861 #define RT2860_RX_CRCERR (1 << 8) 862 #define RT2860_RX_MYBSS (1 << 7) 863 #define RT2860_RX_BC (1 << 6) 864 #define RT2860_RX_MC (1 << 5) 865 #define RT2860_RX_UC2ME (1 << 4) 866 #define RT2860_RX_FRAG (1 << 3) 867 #define RT2860_RX_NULL (1 << 2) 868 #define RT2860_RX_DATA (1 << 1) 869 #define RT2860_RX_BA (1 << 0) 870 } __packed; 871 872 /* RT2870 RX descriptor */ 873 struct rt2870_rxd { 874 /* single 32-bit field */ 875 uint32_t flags; 876 } __packed; 877 878 /* RX Wireless Information */ 879 struct rt2860_rxwi { 880 uint8_t wcid; 881 uint8_t keyidx; 882 #define RT2860_RX_UDF_SHIFT 5 883 #define RT2860_RX_BSS_IDX_SHIFT 2 884 885 uint16_t len; 886 #define RT2860_RX_TID_SHIFT 12 887 888 uint16_t seq; 889 uint16_t phy; 890 uint8_t rssi[3]; 891 uint8_t reserved1; 892 uint8_t snr[2]; 893 uint16_t reserved2; 894 } __packed; 895 896 /* first DMA segment contains TXWI + 802.11 header + 32-bit padding */ 897 #define RT2860_TXWI_DMASZ \ 898 (sizeof (struct rt2860_txwi) + \ 899 sizeof (struct ieee80211_frame) + 6 + \ 900 sizeof (uint16_t)) 901 902 #define RT2860_RF1 0 903 #define RT2860_RF2 2 904 #define RT2860_RF3 1 905 #define RT2860_RF4 3 906 907 #define RT2860_RF_2820 0x0001 /* 2T3R */ 908 #define RT2860_RF_2850 0x0002 /* dual-band 2T3R */ 909 #define RT2860_RF_2720 0x0003 /* 1T2R */ 910 #define RT2860_RF_2750 0x0004 /* dual-band 1T2R */ 911 #define RT3070_RF_3020 0x0005 /* 1T1R */ 912 #define RT3070_RF_2020 0x0006 /* b/g */ 913 #define RT3070_RF_3021 0x0007 /* 1T2R */ 914 #define RT3070_RF_3022 0x0008 /* 2T2R */ 915 #define RT3070_RF_3052 0x0009 /* dual-band 2T2R */ 916 #define RT3070_RF_3320 0x000b /* 1T1R */ 917 #define RT3070_RF_3053 0x000d /* dual-band 3T3R */ 918 #define RT5390_RF_5360 0x5360 /* 1T1R */ 919 #define RT5390_RF_5390 0x5390 /* 1T1R */ 920 921 /* USB commands for RT2870 only */ 922 #define RT2870_RESET 1 923 #define RT2870_WRITE_2 2 924 #define RT2870_WRITE_REGION_1 6 925 #define RT2870_READ_REGION_1 7 926 #define RT2870_EEPROM_READ 9 927 928 #define RT2860_EEPROM_DELAY 1 /* minimum hold time (microsecond) */ 929 930 #define RT2860_EEPROM_CHIPID 0x00 931 #define RT2860_EEPROM_VERSION 0x01 932 #define RT2860_EEPROM_MAC01 0x02 933 #define RT2860_EEPROM_MAC23 0x03 934 #define RT2860_EEPROM_MAC45 0x04 935 #define RT2860_EEPROM_PCIE_PSLEVEL 0x11 936 #define RT2860_EEPROM_REV 0x12 937 #define RT2860_EEPROM_ANTENNA 0x1a 938 #define RT2860_EEPROM_CONFIG 0x1b 939 #define RT2860_EEPROM_COUNTRY 0x1c 940 #define RT2860_EEPROM_FREQ_LEDS 0x1d 941 #define RT2860_EEPROM_LED1 0x1e 942 #define RT2860_EEPROM_LED2 0x1f 943 #define RT2860_EEPROM_LED3 0x20 944 #define RT2860_EEPROM_LNA 0x22 945 #define RT2860_EEPROM_RSSI1_2GHZ 0x23 946 #define RT2860_EEPROM_RSSI2_2GHZ 0x24 947 #define RT2860_EEPROM_RSSI1_5GHZ 0x25 948 #define RT2860_EEPROM_RSSI2_5GHZ 0x26 949 #define RT2860_EEPROM_DELTAPWR 0x28 950 #define RT2860_EEPROM_PWR2GHZ_BASE1 0x29 951 #define RT2860_EEPROM_PWR2GHZ_BASE2 0x30 952 #define RT2860_EEPROM_TSSI1_2GHZ 0x37 953 #define RT2860_EEPROM_TSSI2_2GHZ 0x38 954 #define RT2860_EEPROM_TSSI3_2GHZ 0x39 955 #define RT2860_EEPROM_TSSI4_2GHZ 0x3a 956 #define RT2860_EEPROM_TSSI5_2GHZ 0x3b 957 #define RT2860_EEPROM_PWR5GHZ_BASE1 0x3c 958 #define RT2860_EEPROM_PWR5GHZ_BASE2 0x53 959 #define RT2860_EEPROM_TSSI1_5GHZ 0x6a 960 #define RT2860_EEPROM_TSSI2_5GHZ 0x6b 961 #define RT2860_EEPROM_TSSI3_5GHZ 0x6c 962 #define RT2860_EEPROM_TSSI4_5GHZ 0x6d 963 #define RT2860_EEPROM_TSSI5_5GHZ 0x6e 964 #define RT2860_EEPROM_RPWR 0x6f 965 #define RT2860_EEPROM_BBP_BASE 0x78 966 #define RT3071_EEPROM_RF_BASE 0x82 967 968 #define RT2860_RIDX_CCK1 0 969 #define RT2860_RIDX_CCK11 3 970 #define RT2860_RIDX_OFDM6 4 971 #define RT2860_RIDX_MAX 11 972 static const struct rt2860_rate { 973 uint8_t rate; 974 uint8_t mcs; 975 enum ieee80211_phytype phy; 976 uint8_t ctl_ridx; 977 uint16_t sp_ack_dur; 978 uint16_t lp_ack_dur; 979 } rt2860_rates[] = { 980 { 2, 0, IEEE80211_T_DS, 0, 314, 314 }, 981 { 4, 1, IEEE80211_T_DS, 1, 258, 162 }, 982 { 11, 2, IEEE80211_T_DS, 2, 223, 127 }, 983 { 22, 3, IEEE80211_T_DS, 3, 213, 117 }, 984 { 12, 0, IEEE80211_T_OFDM, 4, 60, 60 }, 985 { 18, 1, IEEE80211_T_OFDM, 4, 52, 52 }, 986 { 24, 2, IEEE80211_T_OFDM, 6, 48, 48 }, 987 { 36, 3, IEEE80211_T_OFDM, 6, 44, 44 }, 988 { 48, 4, IEEE80211_T_OFDM, 8, 44, 44 }, 989 { 72, 5, IEEE80211_T_OFDM, 8, 40, 40 }, 990 { 96, 6, IEEE80211_T_OFDM, 8, 40, 40 }, 991 { 108, 7, IEEE80211_T_OFDM, 8, 40, 40 } 992 }; 993 994 /* 995 * Control and status registers access macros. 996 */ 997 #define RAL_READ(sc, reg) \ 998 bus_space_read_4((sc)->sc_st, (sc)->sc_sh, (reg)) 999 1000 #define RAL_WRITE(sc, reg, val) \ 1001 bus_space_write_4((sc)->sc_st, (sc)->sc_sh, (reg), (val)) 1002 1003 #define RAL_BARRIER_WRITE(sc) \ 1004 bus_space_barrier((sc)->sc_st, (sc)->sc_sh, 0, 0x1800, \ 1005 BUS_SPACE_BARRIER_WRITE) 1006 1007 #define RAL_BARRIER_READ_WRITE(sc) \ 1008 bus_space_barrier((sc)->sc_st, (sc)->sc_sh, 0, 0x1800, \ 1009 BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE) 1010 1011 #define RAL_WRITE_REGION_1(sc, offset, datap, count) \ 1012 bus_space_write_region_1((sc)->sc_st, (sc)->sc_sh, (offset), \ 1013 (datap), (count)) 1014 1015 #define RAL_SET_REGION_4(sc, offset, val, count) \ 1016 bus_space_set_region_4((sc)->sc_st, (sc)->sc_sh, (offset), \ 1017 (val), (count)) 1018 1019 /* 1020 * EEPROM access macro. 1021 */ 1022 #define RT2860_EEPROM_CTL(sc, val) do { \ 1023 RAL_WRITE((sc), RT2860_PCI_EECTRL, (val)); \ 1024 RAL_BARRIER_READ_WRITE((sc)); \ 1025 DELAY(RT2860_EEPROM_DELAY); \ 1026 } while (/* CONSTCOND */0) 1027 1028 /* 1029 * Default values for MAC registers; values taken from the reference driver. 1030 */ 1031 #define RT2860_DEF_MAC \ 1032 { RT2860_BCN_OFFSET0, 0xf8f0e8e0 }, \ 1033 { RT2860_BCN_OFFSET1, 0x6f77d0c8 }, \ 1034 { RT2860_LEGACY_BASIC_RATE, 0x0000013f }, \ 1035 { RT2860_HT_BASIC_RATE, 0x00008003 }, \ 1036 { RT2860_MAC_SYS_CTRL, 0x00000000 }, \ 1037 { RT2860_RX_FILTR_CFG, 0x00017f97 }, \ 1038 { RT2860_BKOFF_SLOT_CFG, 0x00000209 }, \ 1039 { RT2860_TX_SW_CFG0, 0x00000000 }, \ 1040 { RT2860_TX_SW_CFG1, 0x00080606 }, \ 1041 { RT2860_TX_LINK_CFG, 0x00001020 }, \ 1042 { RT2860_TX_TIMEOUT_CFG, 0x000a2090 }, \ 1043 { RT2860_MAX_LEN_CFG, 0x00001f00 }, \ 1044 { RT2860_LED_CFG, 0x7f031e46 }, \ 1045 { RT2860_WMM_AIFSN_CFG, 0x00002273 }, \ 1046 { RT2860_WMM_CWMIN_CFG, 0x00002344 }, \ 1047 { RT2860_WMM_CWMAX_CFG, 0x000034aa }, \ 1048 { RT2860_MAX_PCNT, 0x1f3fbf9f }, \ 1049 { RT2860_TX_RTY_CFG, 0x47d01f0f }, \ 1050 { RT2860_AUTO_RSP_CFG, 0x00000013 }, \ 1051 { RT2860_CCK_PROT_CFG, 0x05740003 }, \ 1052 { RT2860_OFDM_PROT_CFG, 0x05740003 }, \ 1053 { RT2860_GF20_PROT_CFG, 0x01744004 }, \ 1054 { RT2860_GF40_PROT_CFG, 0x03f44084 }, \ 1055 { RT2860_MM20_PROT_CFG, 0x01744004 }, \ 1056 { RT2860_MM40_PROT_CFG, 0x03f54084 }, \ 1057 { RT2860_TXOP_CTRL_CFG, 0x0000583f }, \ 1058 { RT2860_TX_RTS_CFG, 0x00092b20 }, \ 1059 { RT2860_EXP_ACK_TIME, 0x002400ca }, \ 1060 { RT2860_TXOP_HLDR_ET, 0x00000002 }, \ 1061 { RT2860_XIFS_TIME_CFG, 0x33a41010 }, \ 1062 { RT2860_PWR_PIN_CFG, 0x00000003 } 1063 1064 /* 1065 * Default values for BBP registers; values taken from the reference driver. 1066 */ 1067 #define RT2860_DEF_BBP \ 1068 { 65, 0x2c }, \ 1069 { 66, 0x38 }, \ 1070 { 68, 0x0b }, \ 1071 { 69, 0x12 }, \ 1072 { 70, 0x0a }, \ 1073 { 73, 0x10 }, \ 1074 { 81, 0x37 }, \ 1075 { 82, 0x62 }, \ 1076 { 83, 0x6a }, \ 1077 { 84, 0x99 }, \ 1078 { 86, 0x00 }, \ 1079 { 91, 0x04 }, \ 1080 { 92, 0x00 }, \ 1081 { 103, 0x00 }, \ 1082 { 105, 0x05 }, \ 1083 { 106, 0x35 } 1084 1085 #define RT5390_DEF_BBP \ 1086 { 31, 0x08 }, \ 1087 { 65, 0x2c }, \ 1088 { 66, 0x38 }, \ 1089 { 68, 0x0b }, \ 1090 { 69, 0x12 }, \ 1091 { 70, 0x0a }, \ 1092 { 73, 0x13 }, \ 1093 { 75, 0x46 }, \ 1094 { 76, 0x28 }, \ 1095 { 77, 0x59 }, \ 1096 { 81, 0x37 }, \ 1097 { 82, 0x62 }, \ 1098 { 83, 0x7a }, \ 1099 { 84, 0x19 }, \ 1100 { 86, 0x38 }, \ 1101 { 91, 0x04 }, \ 1102 { 92, 0x02 }, \ 1103 { 103, 0xc0 }, \ 1104 { 104, 0x92 }, \ 1105 { 105, 0x3c }, \ 1106 { 106, 0x03 }, \ 1107 { 128, 0x12 }, \ 1108 1109 /* 1110 * Default settings for RF registers; values derived from the reference driver. 1111 */ 1112 #define RT2860_RF2850 \ 1113 { 1, 0x100bb3, 0x1301e1, 0x05a014, 0x001402 }, \ 1114 { 2, 0x100bb3, 0x1301e1, 0x05a014, 0x001407 }, \ 1115 { 3, 0x100bb3, 0x1301e2, 0x05a014, 0x001402 }, \ 1116 { 4, 0x100bb3, 0x1301e2, 0x05a014, 0x001407 }, \ 1117 { 5, 0x100bb3, 0x1301e3, 0x05a014, 0x001402 }, \ 1118 { 6, 0x100bb3, 0x1301e3, 0x05a014, 0x001407 }, \ 1119 { 7, 0x100bb3, 0x1301e4, 0x05a014, 0x001402 }, \ 1120 { 8, 0x100bb3, 0x1301e4, 0x05a014, 0x001407 }, \ 1121 { 9, 0x100bb3, 0x1301e5, 0x05a014, 0x001402 }, \ 1122 { 10, 0x100bb3, 0x1301e5, 0x05a014, 0x001407 }, \ 1123 { 11, 0x100bb3, 0x1301e6, 0x05a014, 0x001402 }, \ 1124 { 12, 0x100bb3, 0x1301e6, 0x05a014, 0x001407 }, \ 1125 { 13, 0x100bb3, 0x1301e7, 0x05a014, 0x001402 }, \ 1126 { 14, 0x100bb3, 0x1301e8, 0x05a014, 0x001404 }, \ 1127 { 36, 0x100bb3, 0x130266, 0x056014, 0x001408 }, \ 1128 { 38, 0x100bb3, 0x130267, 0x056014, 0x001404 }, \ 1129 { 40, 0x100bb2, 0x1301a0, 0x056014, 0x001400 }, \ 1130 { 44, 0x100bb2, 0x1301a0, 0x056014, 0x001408 }, \ 1131 { 46, 0x100bb2, 0x1301a1, 0x056014, 0x001402 }, \ 1132 { 48, 0x100bb2, 0x1301a1, 0x056014, 0x001406 }, \ 1133 { 52, 0x100bb2, 0x1301a2, 0x056014, 0x001404 }, \ 1134 { 54, 0x100bb2, 0x1301a2, 0x056014, 0x001408 }, \ 1135 { 56, 0x100bb2, 0x1301a3, 0x056014, 0x001402 }, \ 1136 { 60, 0x100bb2, 0x1301a4, 0x056014, 0x001400 }, \ 1137 { 62, 0x100bb2, 0x1301a4, 0x056014, 0x001404 }, \ 1138 { 64, 0x100bb2, 0x1301a4, 0x056014, 0x001408 }, \ 1139 { 100, 0x100bb2, 0x1301ac, 0x05e014, 0x001400 }, \ 1140 { 102, 0x100bb2, 0x1701ac, 0x15e014, 0x001404 }, \ 1141 { 104, 0x100bb2, 0x1701ac, 0x15e014, 0x001408 }, \ 1142 { 108, 0x100bb3, 0x17028c, 0x15e014, 0x001404 }, \ 1143 { 110, 0x100bb3, 0x13028d, 0x05e014, 0x001400 }, \ 1144 { 112, 0x100bb3, 0x13028d, 0x05e014, 0x001406 }, \ 1145 { 116, 0x100bb3, 0x13028e, 0x05e014, 0x001408 }, \ 1146 { 118, 0x100bb3, 0x13028f, 0x05e014, 0x001404 }, \ 1147 { 120, 0x100bb1, 0x1300e0, 0x05e014, 0x001400 }, \ 1148 { 124, 0x100bb1, 0x1300e0, 0x05e014, 0x001404 }, \ 1149 { 126, 0x100bb1, 0x1300e0, 0x05e014, 0x001406 }, \ 1150 { 128, 0x100bb1, 0x1300e0, 0x05e014, 0x001408 }, \ 1151 { 132, 0x100bb1, 0x1300e1, 0x05e014, 0x001402 }, \ 1152 { 134, 0x100bb1, 0x1300e1, 0x05e014, 0x001404 }, \ 1153 { 136, 0x100bb1, 0x1300e1, 0x05e014, 0x001406 }, \ 1154 { 140, 0x100bb1, 0x1300e2, 0x05e014, 0x001400 }, \ 1155 { 149, 0x100bb1, 0x1300e2, 0x05e014, 0x001409 }, \ 1156 { 151, 0x100bb1, 0x1300e3, 0x05e014, 0x001401 }, \ 1157 { 153, 0x100bb1, 0x1300e3, 0x05e014, 0x001403 }, \ 1158 { 157, 0x100bb1, 0x1300e3, 0x05e014, 0x001407 }, \ 1159 { 159, 0x100bb1, 0x1300e3, 0x05e014, 0x001409 }, \ 1160 { 161, 0x100bb1, 0x1300e4, 0x05e014, 0x001401 }, \ 1161 { 165, 0x100bb1, 0x1300e4, 0x05e014, 0x001405 }, \ 1162 { 167, 0x100bb1, 0x1300f4, 0x05e014, 0x001407 }, \ 1163 { 169, 0x100bb1, 0x1300f4, 0x05e014, 0x001409 }, \ 1164 { 171, 0x100bb1, 0x1300f5, 0x05e014, 0x001401 }, \ 1165 { 173, 0x100bb1, 0x1300f5, 0x05e014, 0x001403 } 1166 1167 #define RT3070_RF3052 \ 1168 { 0xf1, 2, 2 }, \ 1169 { 0xf1, 2, 7 }, \ 1170 { 0xf2, 2, 2 }, \ 1171 { 0xf2, 2, 7 }, \ 1172 { 0xf3, 2, 2 }, \ 1173 { 0xf3, 2, 7 }, \ 1174 { 0xf4, 2, 2 }, \ 1175 { 0xf4, 2, 7 }, \ 1176 { 0xf5, 2, 2 }, \ 1177 { 0xf5, 2, 7 }, \ 1178 { 0xf6, 2, 2 }, \ 1179 { 0xf6, 2, 7 }, \ 1180 { 0xf7, 2, 2 }, \ 1181 { 0xf8, 2, 4 }, \ 1182 { 0x56, 0, 4 }, \ 1183 { 0x56, 0, 6 }, \ 1184 { 0x56, 0, 8 }, \ 1185 { 0x57, 0, 0 }, \ 1186 { 0x57, 0, 2 }, \ 1187 { 0x57, 0, 4 }, \ 1188 { 0x57, 0, 8 }, \ 1189 { 0x57, 0, 10 }, \ 1190 { 0x58, 0, 0 }, \ 1191 { 0x58, 0, 4 }, \ 1192 { 0x58, 0, 6 }, \ 1193 { 0x58, 0, 8 }, \ 1194 { 0x5b, 0, 8 }, \ 1195 { 0x5b, 0, 10 }, \ 1196 { 0x5c, 0, 0 }, \ 1197 { 0x5c, 0, 4 }, \ 1198 { 0x5c, 0, 6 }, \ 1199 { 0x5c, 0, 8 }, \ 1200 { 0x5d, 0, 0 }, \ 1201 { 0x5d, 0, 2 }, \ 1202 { 0x5d, 0, 4 }, \ 1203 { 0x5d, 0, 8 }, \ 1204 { 0x5d, 0, 10 }, \ 1205 { 0x5e, 0, 0 }, \ 1206 { 0x5e, 0, 4 }, \ 1207 { 0x5e, 0, 6 }, \ 1208 { 0x5e, 0, 8 }, \ 1209 { 0x5f, 0, 0 }, \ 1210 { 0x5f, 0, 9 }, \ 1211 { 0x5f, 0, 11 }, \ 1212 { 0x60, 0, 1 }, \ 1213 { 0x60, 0, 5 }, \ 1214 { 0x60, 0, 7 }, \ 1215 { 0x60, 0, 9 }, \ 1216 { 0x61, 0, 1 }, \ 1217 { 0x61, 0, 3 }, \ 1218 { 0x61, 0, 5 }, \ 1219 { 0x61, 0, 7 }, \ 1220 { 0x61, 0, 9 } 1221 1222 #define RT3070_DEF_RF \ 1223 { 4, 0x40 }, \ 1224 { 5, 0x03 }, \ 1225 { 6, 0x02 }, \ 1226 { 7, 0x60 }, \ 1227 { 9, 0x0f }, \ 1228 { 10, 0x41 }, \ 1229 { 11, 0x21 }, \ 1230 { 12, 0x7b }, \ 1231 { 14, 0x90 }, \ 1232 { 15, 0x58 }, \ 1233 { 16, 0xb3 }, \ 1234 { 17, 0x92 }, \ 1235 { 18, 0x2c }, \ 1236 { 19, 0x02 }, \ 1237 { 20, 0xba }, \ 1238 { 21, 0xdb }, \ 1239 { 24, 0x16 }, \ 1240 { 25, 0x03 }, \ 1241 { 29, 0x1f } 1242 1243 #define RT5390_DEF_RF \ 1244 { 1, 0x0f }, \ 1245 { 2, 0x80 }, \ 1246 { 3, 0x88 }, \ 1247 { 5, 0x10 }, \ 1248 { 6, 0xe0 }, \ 1249 { 7, 0x00 }, \ 1250 { 10, 0x53 }, \ 1251 { 11, 0x4a }, \ 1252 { 12, 0x46 }, \ 1253 { 13, 0x9f }, \ 1254 { 14, 0x00 }, \ 1255 { 15, 0x00 }, \ 1256 { 16, 0x00 }, \ 1257 { 18, 0x03 }, \ 1258 { 19, 0x00 }, \ 1259 { 20, 0x00 }, \ 1260 { 21, 0x00 }, \ 1261 { 22, 0x20 }, \ 1262 { 23, 0x00 }, \ 1263 { 24, 0x00 }, \ 1264 { 25, 0x80 }, \ 1265 { 26, 0x00 }, \ 1266 { 27, 0x09 }, \ 1267 { 28, 0x00 }, \ 1268 { 29, 0x10 }, \ 1269 { 30, 0x10 }, \ 1270 { 31, 0x80 }, \ 1271 { 32, 0x80 }, \ 1272 { 33, 0x00 }, \ 1273 { 34, 0x07 }, \ 1274 { 35, 0x12 }, \ 1275 { 36, 0x00 }, \ 1276 { 37, 0x08 }, \ 1277 { 38, 0x85 }, \ 1278 { 39, 0x1b }, \ 1279 { 40, 0x0b }, \ 1280 { 41, 0xbb }, \ 1281 { 42, 0xd2 }, \ 1282 { 43, 0x9a }, \ 1283 { 44, 0x0e }, \ 1284 { 45, 0xa2 }, \ 1285 { 46, 0x73 }, \ 1286 { 47, 0x00 }, \ 1287 { 48, 0x10 }, \ 1288 { 49, 0x94 }, \ 1289 { 52, 0x38 }, \ 1290 { 53, 0x00 }, \ 1291 { 54, 0x78 }, \ 1292 { 55, 0x23 }, \ 1293 { 56, 0x22 }, \ 1294 { 57, 0x80 }, \ 1295 { 58, 0x7f }, \ 1296 { 59, 0x07 }, \ 1297 { 60, 0x45 }, \ 1298 { 61, 0xd1 }, \ 1299 { 62, 0x00 }, \ 1300 { 63, 0x00 } 1301 1302 #define RT5392_DEF_RF \ 1303 { 1, 0x17 }, \ 1304 { 2, 0x80 }, \ 1305 { 3, 0x88 }, \ 1306 { 5, 0x10 }, \ 1307 { 6, 0xe0 }, \ 1308 { 7, 0x00 }, \ 1309 { 10, 0x53 }, \ 1310 { 11, 0x4a }, \ 1311 { 12, 0x46 }, \ 1312 { 13, 0x9f }, \ 1313 { 14, 0x00 }, \ 1314 { 15, 0x00 }, \ 1315 { 16, 0x00 }, \ 1316 { 18, 0x03 }, \ 1317 { 19, 0x4d }, \ 1318 { 20, 0x00 }, \ 1319 { 21, 0x8d }, \ 1320 { 22, 0x20 }, \ 1321 { 23, 0x0b }, \ 1322 { 24, 0x44 }, \ 1323 { 25, 0x80 }, \ 1324 { 26, 0x82 }, \ 1325 { 27, 0x09 }, \ 1326 { 28, 0x00 }, \ 1327 { 29, 0x10 }, \ 1328 { 30, 0x10 }, \ 1329 { 31, 0x80 }, \ 1330 { 32, 0x80 }, \ 1331 { 33, 0xc0 }, \ 1332 { 34, 0x07 }, \ 1333 { 35, 0x12 }, \ 1334 { 36, 0x00 }, \ 1335 { 37, 0x08 }, \ 1336 { 38, 0x89 }, \ 1337 { 39, 0x1b }, \ 1338 { 40, 0x0f }, \ 1339 { 41, 0xbb }, \ 1340 { 42, 0xd5 }, \ 1341 { 43, 0x9b }, \ 1342 { 44, 0x0e }, \ 1343 { 45, 0xa2 }, \ 1344 { 46, 0x73 }, \ 1345 { 47, 0x0c }, \ 1346 { 48, 0x10 }, \ 1347 { 49, 0x94 }, \ 1348 { 50, 0x94 }, \ 1349 { 51, 0x3a }, \ 1350 { 52, 0x48 }, \ 1351 { 53, 0x44 }, \ 1352 { 54, 0x38 }, \ 1353 { 55, 0x43 }, \ 1354 { 56, 0xa1 }, \ 1355 { 57, 0x00 }, \ 1356 { 58, 0x39 }, \ 1357 { 59, 0x07 }, \ 1358 { 60, 0x45 }, \ 1359 { 61, 0x91 }, \ 1360 { 62, 0x39 }, \ 1361 { 63, 0x00 } 1362