1[ 2 { 3 "BriefDescription": "Cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.", 4 "Counter": "0,1,2,3", 5 "CounterHTOff": "0,1,2,3,4,5,6,7", 6 "CounterMask": "1", 7 "EventCode": "0x14", 8 "EventName": "ARITH.DIVIDER_ACTIVE", 9 "SampleAfterValue": "2000003", 10 "UMask": "0x1" 11 }, 12 { 13 "BriefDescription": "All (macro) branch instructions retired.", 14 "Counter": "0,1,2,3", 15 "CounterHTOff": "0,1,2,3,4,5,6,7", 16 "Errata": "SKL091", 17 "EventCode": "0xC4", 18 "EventName": "BR_INST_RETIRED.ALL_BRANCHES", 19 "PublicDescription": "Counts all (macro) branch instructions retired.", 20 "SampleAfterValue": "400009" 21 }, 22 { 23 "BriefDescription": "All (macro) branch instructions retired.", 24 "Counter": "0,1,2,3", 25 "CounterHTOff": "0,1,2,3", 26 "Errata": "SKL091", 27 "EventCode": "0xC4", 28 "EventName": "BR_INST_RETIRED.ALL_BRANCHES_PEBS", 29 "PEBS": "2", 30 "PublicDescription": "This is a precise version of BR_INST_RETIRED.ALL_BRANCHES that counts all (macro) branch instructions retired.", 31 "SampleAfterValue": "400009", 32 "UMask": "0x4" 33 }, 34 { 35 "BriefDescription": "Conditional branch instructions retired.", 36 "Counter": "0,1,2,3", 37 "CounterHTOff": "0,1,2,3,4,5,6,7", 38 "Errata": "SKL091", 39 "EventCode": "0xC4", 40 "EventName": "BR_INST_RETIRED.CONDITIONAL", 41 "PEBS": "1", 42 "PublicDescription": "This event counts conditional branch instructions retired.", 43 "SampleAfterValue": "400009", 44 "UMask": "0x1" 45 }, 46 { 47 "BriefDescription": "Not taken branch instructions retired.", 48 "Counter": "0,1,2,3", 49 "CounterHTOff": "0,1,2,3,4,5,6,7", 50 "Errata": "SKL091", 51 "EventCode": "0xc4", 52 "EventName": "BR_INST_RETIRED.COND_NTAKEN", 53 "PublicDescription": "This event counts not taken branch instructions retired.", 54 "SampleAfterValue": "400009", 55 "UMask": "0x10" 56 }, 57 { 58 "BriefDescription": "Far branch instructions retired.", 59 "Counter": "0,1,2,3", 60 "CounterHTOff": "0,1,2,3,4,5,6,7", 61 "Errata": "SKL091", 62 "EventCode": "0xC4", 63 "EventName": "BR_INST_RETIRED.FAR_BRANCH", 64 "PEBS": "1", 65 "PublicDescription": "This event counts far branch instructions retired.", 66 "SampleAfterValue": "100007", 67 "UMask": "0x40" 68 }, 69 { 70 "BriefDescription": "Direct and indirect near call instructions retired.", 71 "Counter": "0,1,2,3", 72 "CounterHTOff": "0,1,2,3,4,5,6,7", 73 "Errata": "SKL091", 74 "EventCode": "0xC4", 75 "EventName": "BR_INST_RETIRED.NEAR_CALL", 76 "PEBS": "1", 77 "PublicDescription": "This event counts both direct and indirect near call instructions retired.", 78 "SampleAfterValue": "100007", 79 "UMask": "0x2" 80 }, 81 { 82 "BriefDescription": "Return instructions retired.", 83 "Counter": "0,1,2,3", 84 "CounterHTOff": "0,1,2,3,4,5,6,7", 85 "Errata": "SKL091", 86 "EventCode": "0xC4", 87 "EventName": "BR_INST_RETIRED.NEAR_RETURN", 88 "PEBS": "1", 89 "PublicDescription": "This event counts return instructions retired.", 90 "SampleAfterValue": "100007", 91 "UMask": "0x8" 92 }, 93 { 94 "BriefDescription": "Taken branch instructions retired.", 95 "Counter": "0,1,2,3", 96 "CounterHTOff": "0,1,2,3,4,5,6,7", 97 "Errata": "SKL091", 98 "EventCode": "0xC4", 99 "EventName": "BR_INST_RETIRED.NEAR_TAKEN", 100 "PEBS": "1", 101 "PublicDescription": "This event counts taken branch instructions retired.", 102 "SampleAfterValue": "400009", 103 "UMask": "0x20" 104 }, 105 { 106 "BriefDescription": "Not taken branch instructions retired.", 107 "Counter": "0,1,2,3", 108 "CounterHTOff": "0,1,2,3,4,5,6,7", 109 "Errata": "SKL091", 110 "EventCode": "0xC4", 111 "EventName": "BR_INST_RETIRED.NOT_TAKEN", 112 "PublicDescription": "This event counts not taken branch instructions retired.", 113 "SampleAfterValue": "400009", 114 "UMask": "0x10" 115 }, 116 { 117 "BriefDescription": "All mispredicted macro branch instructions retired.", 118 "Counter": "0,1,2,3", 119 "CounterHTOff": "0,1,2,3,4,5,6,7", 120 "EventCode": "0xC5", 121 "EventName": "BR_MISP_RETIRED.ALL_BRANCHES", 122 "PublicDescription": "Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch. When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path.", 123 "SampleAfterValue": "400009" 124 }, 125 { 126 "BriefDescription": "Mispredicted macro branch instructions retired.", 127 "Counter": "0,1,2,3", 128 "CounterHTOff": "0,1,2,3", 129 "EventCode": "0xC5", 130 "EventName": "BR_MISP_RETIRED.ALL_BRANCHES_PEBS", 131 "PEBS": "2", 132 "PublicDescription": "This is a precise version of BR_MISP_RETIRED.ALL_BRANCHES that counts all mispredicted macro branch instructions retired.", 133 "SampleAfterValue": "400009", 134 "UMask": "0x4" 135 }, 136 { 137 "BriefDescription": "Mispredicted conditional branch instructions retired.", 138 "Counter": "0,1,2,3", 139 "CounterHTOff": "0,1,2,3,4,5,6,7", 140 "EventCode": "0xC5", 141 "EventName": "BR_MISP_RETIRED.CONDITIONAL", 142 "PEBS": "1", 143 "PublicDescription": "This event counts mispredicted conditional branch instructions retired.", 144 "SampleAfterValue": "400009", 145 "UMask": "0x1" 146 }, 147 { 148 "BriefDescription": "Mispredicted direct and indirect near call instructions retired.", 149 "Counter": "0,1,2,3", 150 "CounterHTOff": "0,1,2,3,4,5,6,7", 151 "EventCode": "0xC5", 152 "EventName": "BR_MISP_RETIRED.NEAR_CALL", 153 "PEBS": "1", 154 "PublicDescription": "Counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect.", 155 "SampleAfterValue": "400009", 156 "UMask": "0x2" 157 }, 158 { 159 "BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.", 160 "Counter": "0,1,2,3", 161 "CounterHTOff": "0,1,2,3,4,5,6,7", 162 "EventCode": "0xC5", 163 "EventName": "BR_MISP_RETIRED.NEAR_TAKEN", 164 "PEBS": "1", 165 "SampleAfterValue": "400009", 166 "UMask": "0x20" 167 }, 168 { 169 "BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.", 170 "Counter": "0,1,2,3", 171 "CounterHTOff": "0,1,2,3,4,5,6,7", 172 "EventCode": "0x3C", 173 "EventName": "CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE", 174 "SampleAfterValue": "25003", 175 "UMask": "0x2" 176 }, 177 { 178 "BriefDescription": "Core crystal clock cycles when the thread is unhalted.", 179 "Counter": "0,1,2,3", 180 "CounterHTOff": "0,1,2,3,4,5,6,7", 181 "EventCode": "0x3C", 182 "EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK", 183 "SampleAfterValue": "25003", 184 "UMask": "0x1" 185 }, 186 { 187 "AnyThread": "1", 188 "BriefDescription": "Core crystal clock cycles when at least one thread on the physical core is unhalted.", 189 "Counter": "0,1,2,3", 190 "CounterHTOff": "0,1,2,3,4,5,6,7", 191 "EventCode": "0x3C", 192 "EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY", 193 "SampleAfterValue": "25003", 194 "UMask": "0x1" 195 }, 196 { 197 "BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.", 198 "Counter": "0,1,2,3", 199 "CounterHTOff": "0,1,2,3,4,5,6,7", 200 "EventCode": "0x3C", 201 "EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE", 202 "SampleAfterValue": "25003", 203 "UMask": "0x2" 204 }, 205 { 206 "BriefDescription": "Reference cycles when the core is not in halt state.", 207 "Counter": "Fixed counter 2", 208 "CounterHTOff": "Fixed counter 2", 209 "EventName": "CPU_CLK_UNHALTED.REF_TSC", 210 "PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.", 211 "SampleAfterValue": "2000003", 212 "UMask": "0x3" 213 }, 214 { 215 "BriefDescription": "Core crystal clock cycles when the thread is unhalted.", 216 "Counter": "0,1,2,3", 217 "CounterHTOff": "0,1,2,3,4,5,6,7", 218 "EventCode": "0x3C", 219 "EventName": "CPU_CLK_UNHALTED.REF_XCLK", 220 "SampleAfterValue": "25003", 221 "UMask": "0x1" 222 }, 223 { 224 "AnyThread": "1", 225 "BriefDescription": "Core crystal clock cycles when at least one thread on the physical core is unhalted.", 226 "Counter": "0,1,2,3", 227 "CounterHTOff": "0,1,2,3,4,5,6,7", 228 "EventCode": "0x3C", 229 "EventName": "CPU_CLK_UNHALTED.REF_XCLK_ANY", 230 "SampleAfterValue": "25003", 231 "UMask": "0x1" 232 }, 233 { 234 "BriefDescription": "Counts when there is a transition from ring 1, 2 or 3 to ring 0.", 235 "Counter": "0,1,2,3", 236 "CounterHTOff": "0,1,2,3,4,5,6,7", 237 "CounterMask": "1", 238 "EdgeDetect": "1", 239 "EventCode": "0x3C", 240 "EventName": "CPU_CLK_UNHALTED.RING0_TRANS", 241 "PublicDescription": "Counts when the Current Privilege Level (CPL) transitions from ring 1, 2 or 3 to ring 0 (Kernel).", 242 "SampleAfterValue": "100007" 243 }, 244 { 245 "BriefDescription": "Core cycles when the thread is not in halt state", 246 "Counter": "Fixed counter 1", 247 "CounterHTOff": "Fixed counter 1", 248 "EventName": "CPU_CLK_UNHALTED.THREAD", 249 "PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events.", 250 "SampleAfterValue": "2000003", 251 "UMask": "0x2" 252 }, 253 { 254 "AnyThread": "1", 255 "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.", 256 "Counter": "Fixed counter 1", 257 "CounterHTOff": "Fixed counter 1", 258 "EventName": "CPU_CLK_UNHALTED.THREAD_ANY", 259 "SampleAfterValue": "2000003", 260 "UMask": "0x2" 261 }, 262 { 263 "BriefDescription": "Thread cycles when thread is not in halt state", 264 "Counter": "0,1,2,3", 265 "CounterHTOff": "0,1,2,3,4,5,6,7", 266 "EventCode": "0x3C", 267 "EventName": "CPU_CLK_UNHALTED.THREAD_P", 268 "PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.", 269 "SampleAfterValue": "2000003" 270 }, 271 { 272 "AnyThread": "1", 273 "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.", 274 "Counter": "0,1,2,3", 275 "CounterHTOff": "0,1,2,3,4,5,6,7", 276 "EventCode": "0x3C", 277 "EventName": "CPU_CLK_UNHALTED.THREAD_P_ANY", 278 "SampleAfterValue": "2000003" 279 }, 280 { 281 "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.", 282 "Counter": "0,1,2,3", 283 "CounterHTOff": "0,1,2,3,4,5,6,7", 284 "CounterMask": "8", 285 "EventCode": "0xA3", 286 "EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS", 287 "SampleAfterValue": "2000003", 288 "UMask": "0x8" 289 }, 290 { 291 "BriefDescription": "Cycles while L2 cache miss demand load is outstanding.", 292 "Counter": "0,1,2,3", 293 "CounterHTOff": "0,1,2,3,4,5,6,7", 294 "CounterMask": "1", 295 "EventCode": "0xA3", 296 "EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS", 297 "SampleAfterValue": "2000003", 298 "UMask": "0x1" 299 }, 300 { 301 "BriefDescription": "Cycles while memory subsystem has an outstanding load.", 302 "Counter": "0,1,2,3", 303 "CounterHTOff": "0,1,2,3,4,5,6,7", 304 "CounterMask": "16", 305 "EventCode": "0xA3", 306 "EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY", 307 "SampleAfterValue": "2000003", 308 "UMask": "0x10" 309 }, 310 { 311 "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.", 312 "Counter": "0,1,2,3", 313 "CounterHTOff": "0,1,2,3,4,5,6,7", 314 "CounterMask": "12", 315 "EventCode": "0xA3", 316 "EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS", 317 "SampleAfterValue": "2000003", 318 "UMask": "0xc" 319 }, 320 { 321 "BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.", 322 "Counter": "0,1,2,3", 323 "CounterHTOff": "0,1,2,3,4,5,6,7", 324 "CounterMask": "5", 325 "EventCode": "0xA3", 326 "EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS", 327 "SampleAfterValue": "2000003", 328 "UMask": "0x5" 329 }, 330 { 331 "BriefDescription": "Execution stalls while memory subsystem has an outstanding load.", 332 "Counter": "0,1,2,3", 333 "CounterHTOff": "0,1,2,3", 334 "CounterMask": "20", 335 "EventCode": "0xA3", 336 "EventName": "CYCLE_ACTIVITY.STALLS_MEM_ANY", 337 "SampleAfterValue": "2000003", 338 "UMask": "0x14" 339 }, 340 { 341 "BriefDescription": "Total execution stalls.", 342 "Counter": "0,1,2,3", 343 "CounterHTOff": "0,1,2,3,4,5,6,7", 344 "CounterMask": "4", 345 "EventCode": "0xA3", 346 "EventName": "CYCLE_ACTIVITY.STALLS_TOTAL", 347 "SampleAfterValue": "2000003", 348 "UMask": "0x4" 349 }, 350 { 351 "BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.", 352 "Counter": "0,1,2,3", 353 "CounterHTOff": "0,1,2,3,4,5,6,7", 354 "EventCode": "0xA6", 355 "EventName": "EXE_ACTIVITY.1_PORTS_UTIL", 356 "PublicDescription": "Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.", 357 "SampleAfterValue": "2000003", 358 "UMask": "0x2" 359 }, 360 { 361 "BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.", 362 "Counter": "0,1,2,3", 363 "CounterHTOff": "0,1,2,3,4,5,6,7", 364 "EventCode": "0xA6", 365 "EventName": "EXE_ACTIVITY.2_PORTS_UTIL", 366 "PublicDescription": "Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.", 367 "SampleAfterValue": "2000003", 368 "UMask": "0x4" 369 }, 370 { 371 "BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.", 372 "Counter": "0,1,2,3", 373 "CounterHTOff": "0,1,2,3,4,5,6,7", 374 "EventCode": "0xA6", 375 "EventName": "EXE_ACTIVITY.3_PORTS_UTIL", 376 "PublicDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.", 377 "SampleAfterValue": "2000003", 378 "UMask": "0x8" 379 }, 380 { 381 "BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.", 382 "Counter": "0,1,2,3", 383 "CounterHTOff": "0,1,2,3,4,5,6,7", 384 "EventCode": "0xA6", 385 "EventName": "EXE_ACTIVITY.4_PORTS_UTIL", 386 "PublicDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.", 387 "SampleAfterValue": "2000003", 388 "UMask": "0x10" 389 }, 390 { 391 "BriefDescription": "Cycles where the Store Buffer was full and no outstanding load.", 392 "Counter": "0,1,2,3", 393 "CounterHTOff": "0,1,2,3,4,5,6,7", 394 "EventCode": "0xA6", 395 "EventName": "EXE_ACTIVITY.BOUND_ON_STORES", 396 "SampleAfterValue": "2000003", 397 "UMask": "0x40" 398 }, 399 { 400 "BriefDescription": "Cycles where no uops were executed, the Reservation Station was not empty, the Store Buffer was full and there was no outstanding load.", 401 "Counter": "0,1,2,3", 402 "CounterHTOff": "0,1,2,3,4,5,6,7", 403 "EventCode": "0xA6", 404 "EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS", 405 "PublicDescription": "Counts cycles during which no uops were executed on all ports and Reservation Station (RS) was not empty.", 406 "SampleAfterValue": "2000003", 407 "UMask": "0x1" 408 }, 409 { 410 "BriefDescription": "Stalls caused by changing prefix length of the instruction.", 411 "Counter": "0,1,2,3", 412 "CounterHTOff": "0,1,2,3,4,5,6,7", 413 "EventCode": "0x87", 414 "EventName": "ILD_STALL.LCP", 415 "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk.", 416 "SampleAfterValue": "2000003", 417 "UMask": "0x1" 418 }, 419 { 420 "BriefDescription": "Instructions retired from execution.", 421 "Counter": "Fixed counter 0", 422 "CounterHTOff": "Fixed counter 0", 423 "EventName": "INST_RETIRED.ANY", 424 "PublicDescription": "Counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event. Counting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions.", 425 "SampleAfterValue": "2000003", 426 "UMask": "0x1" 427 }, 428 { 429 "BriefDescription": "Number of instructions retired. General Counter - architectural event", 430 "Counter": "0,1,2,3", 431 "CounterHTOff": "0,1,2,3,4,5,6,7", 432 "Errata": "SKL091, SKL044", 433 "EventCode": "0xC0", 434 "EventName": "INST_RETIRED.ANY_P", 435 "PublicDescription": "Counts the number of instructions (EOMs) retired. Counting covers macro-fused instructions individually (that is, increments by two).", 436 "SampleAfterValue": "2000003" 437 }, 438 { 439 "BriefDescription": "Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution", 440 "Counter": "1", 441 "CounterHTOff": "1", 442 "Errata": "SKL091, SKL044", 443 "EventCode": "0xC0", 444 "EventName": "INST_RETIRED.PREC_DIST", 445 "PEBS": "2", 446 "PublicDescription": "A version of INST_RETIRED that allows for a more unbiased distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR) feature to mitigate some bias in how retired instructions get sampled.", 447 "SampleAfterValue": "2000003", 448 "UMask": "0x1" 449 }, 450 { 451 "BriefDescription": "Number of cycles using always true condition applied to PEBS instructions retired event.", 452 "Counter": "0,2,3", 453 "CounterHTOff": "0,2,3", 454 "CounterMask": "10", 455 "Errata": "SKL091, SKL044", 456 "EventCode": "0xC0", 457 "EventName": "INST_RETIRED.TOTAL_CYCLES_PS", 458 "Invert": "1", 459 "PEBS": "2", 460 "PublicDescription": "Number of cycles using an always true condition applied to PEBS instructions retired event. (inst_ret< 16)", 461 "SampleAfterValue": "2000003", 462 "UMask": "0x1" 463 }, 464 { 465 "BriefDescription": "Cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events.", 466 "Counter": "0,1,2,3", 467 "CounterHTOff": "0,1,2,3,4,5,6,7", 468 "EventCode": "0x0D", 469 "EventName": "INT_MISC.CLEAR_RESTEER_CYCLES", 470 "SampleAfterValue": "2000003", 471 "UMask": "0x80" 472 }, 473 { 474 "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread (e.g. misprediction or memory nuke)", 475 "Counter": "0,1,2,3", 476 "CounterHTOff": "0,1,2,3,4,5,6,7", 477 "EventCode": "0x0D", 478 "EventName": "INT_MISC.RECOVERY_CYCLES", 479 "PublicDescription": "Core cycles the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.", 480 "SampleAfterValue": "2000003", 481 "UMask": "0x1" 482 }, 483 { 484 "AnyThread": "1", 485 "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke).", 486 "Counter": "0,1,2,3", 487 "CounterHTOff": "0,1,2,3,4,5,6,7", 488 "EventCode": "0x0D", 489 "EventName": "INT_MISC.RECOVERY_CYCLES_ANY", 490 "SampleAfterValue": "2000003", 491 "UMask": "0x1" 492 }, 493 { 494 "BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use", 495 "Counter": "0,1,2,3", 496 "CounterHTOff": "0,1,2,3,4,5,6,7", 497 "EventCode": "0x03", 498 "EventName": "LD_BLOCKS.NO_SR", 499 "PublicDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.", 500 "SampleAfterValue": "100003", 501 "UMask": "0x8" 502 }, 503 { 504 "BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.", 505 "Counter": "0,1,2,3", 506 "CounterHTOff": "0,1,2,3,4,5,6,7", 507 "EventCode": "0x03", 508 "EventName": "LD_BLOCKS.STORE_FORWARD", 509 "PublicDescription": "Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.", 510 "SampleAfterValue": "100003", 511 "UMask": "0x2" 512 }, 513 { 514 "BriefDescription": "False dependencies in MOB due to partial compare on address.", 515 "Counter": "0,1,2,3", 516 "CounterHTOff": "0,1,2,3,4,5,6,7", 517 "EventCode": "0x07", 518 "EventName": "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS", 519 "PublicDescription": "Counts false dependencies in MOB when the partial comparison upon loose net check and dependency was resolved by the Enhanced Loose net mechanism. This may not result in high performance penalties. Loose net checks can fail when loads and stores are 4k aliased.", 520 "SampleAfterValue": "100003", 521 "UMask": "0x1" 522 }, 523 { 524 "BriefDescription": "Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.", 525 "Counter": "0,1,2,3", 526 "CounterHTOff": "0,1,2,3,4,5,6,7", 527 "EventCode": "0x4C", 528 "EventName": "LOAD_HIT_PRE.SW_PF", 529 "PublicDescription": "Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.", 530 "SampleAfterValue": "100003", 531 "UMask": "0x1" 532 }, 533 { 534 "BriefDescription": "Cycles 4 Uops delivered by the LSD, but didn't come from the decoder.", 535 "Counter": "0,1,2,3", 536 "CounterHTOff": "0,1,2,3,4,5,6,7", 537 "CounterMask": "4", 538 "EventCode": "0xA8", 539 "EventName": "LSD.CYCLES_4_UOPS", 540 "PublicDescription": "Counts the cycles when 4 uops are delivered by the LSD (Loop-stream detector).", 541 "SampleAfterValue": "2000003", 542 "UMask": "0x1" 543 }, 544 { 545 "BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.", 546 "Counter": "0,1,2,3", 547 "CounterHTOff": "0,1,2,3,4,5,6,7", 548 "CounterMask": "1", 549 "EventCode": "0xA8", 550 "EventName": "LSD.CYCLES_ACTIVE", 551 "PublicDescription": "Counts the cycles when at least one uop is delivered by the LSD (Loop-stream detector).", 552 "SampleAfterValue": "2000003", 553 "UMask": "0x1" 554 }, 555 { 556 "BriefDescription": "Number of Uops delivered by the LSD.", 557 "Counter": "0,1,2,3", 558 "CounterHTOff": "0,1,2,3,4,5,6,7", 559 "EventCode": "0xA8", 560 "EventName": "LSD.UOPS", 561 "PublicDescription": "Number of uops delivered to the back-end by the LSD(Loop Stream Detector).", 562 "SampleAfterValue": "2000003", 563 "UMask": "0x1" 564 }, 565 { 566 "BriefDescription": "Number of machine clears (nukes) of any type.", 567 "Counter": "0,1,2,3", 568 "CounterHTOff": "0,1,2,3,4,5,6,7", 569 "CounterMask": "1", 570 "EdgeDetect": "1", 571 "EventCode": "0xC3", 572 "EventName": "MACHINE_CLEARS.COUNT", 573 "SampleAfterValue": "100003", 574 "UMask": "0x1" 575 }, 576 { 577 "BriefDescription": "Self-modifying code (SMC) detected.", 578 "Counter": "0,1,2,3", 579 "CounterHTOff": "0,1,2,3,4,5,6,7", 580 "EventCode": "0xC3", 581 "EventName": "MACHINE_CLEARS.SMC", 582 "PublicDescription": "Counts self-modifying code (SMC) detected, which causes a machine clear.", 583 "SampleAfterValue": "100003", 584 "UMask": "0x4" 585 }, 586 { 587 "BriefDescription": "Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists.", 588 "Counter": "0,1,2,3", 589 "CounterHTOff": "0,1,2,3,4,5,6,7", 590 "EventCode": "0xC1", 591 "EventName": "OTHER_ASSISTS.ANY", 592 "SampleAfterValue": "100003", 593 "UMask": "0x3f" 594 }, 595 { 596 "BriefDescription": "Cycles where the pipeline is stalled due to serializing operations.", 597 "Counter": "0,1,2,3", 598 "CounterHTOff": "0,1,2,3,4,5,6,7", 599 "EventCode": "0x59", 600 "EventName": "PARTIAL_RAT_STALLS.SCOREBOARD", 601 "PublicDescription": "This event counts cycles during which the microcode scoreboard stalls happen.", 602 "SampleAfterValue": "2000003", 603 "UMask": "0x1" 604 }, 605 { 606 "BriefDescription": "Resource-related stall cycles", 607 "Counter": "0,1,2,3", 608 "CounterHTOff": "0,1,2,3,4,5,6,7", 609 "EventCode": "0xa2", 610 "EventName": "RESOURCE_STALLS.ANY", 611 "PublicDescription": "Counts resource-related stall cycles.", 612 "SampleAfterValue": "2000003", 613 "UMask": "0x1" 614 }, 615 { 616 "BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).", 617 "Counter": "0,1,2,3", 618 "CounterHTOff": "0,1,2,3,4,5,6,7", 619 "EventCode": "0xA2", 620 "EventName": "RESOURCE_STALLS.SB", 621 "PublicDescription": "Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.", 622 "SampleAfterValue": "2000003", 623 "UMask": "0x8" 624 }, 625 { 626 "BriefDescription": "Increments whenever there is an update to the LBR array.", 627 "Counter": "0,1,2,3", 628 "CounterHTOff": "0,1,2,3,4,5,6,7", 629 "EventCode": "0xCC", 630 "EventName": "ROB_MISC_EVENTS.LBR_INSERTS", 631 "PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR enable via IA32_DEBUGCTL MSR and branch type selection via MSR_LBR_SELECT.", 632 "SampleAfterValue": "2000003", 633 "UMask": "0x20" 634 }, 635 { 636 "BriefDescription": "Number of retired PAUSE instructions (that do not end up with a VMExit to the VMM; TSX aborted Instructions may be counted). This event is not supported on first SKL and KBL products.", 637 "Counter": "0,1,2,3", 638 "CounterHTOff": "0,1,2,3,4,5,6,7", 639 "EventCode": "0xCC", 640 "EventName": "ROB_MISC_EVENTS.PAUSE_INST", 641 "SampleAfterValue": "2000003", 642 "UMask": "0x40" 643 }, 644 { 645 "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread", 646 "Counter": "0,1,2,3", 647 "CounterHTOff": "0,1,2,3,4,5,6,7", 648 "EventCode": "0x5E", 649 "EventName": "RS_EVENTS.EMPTY_CYCLES", 650 "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for the thread.; Note: In ST-mode, not active thread should drive 0. This is usually caused by severely costly branch mispredictions, or allocator/FE issues.", 651 "SampleAfterValue": "2000003", 652 "UMask": "0x1" 653 }, 654 { 655 "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate Frontend Latency Bound issues.", 656 "Counter": "0,1,2,3", 657 "CounterHTOff": "0,1,2,3,4,5,6,7", 658 "CounterMask": "1", 659 "EdgeDetect": "1", 660 "EventCode": "0x5E", 661 "EventName": "RS_EVENTS.EMPTY_END", 662 "Invert": "1", 663 "PublicDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate front-end Latency Bound issues.", 664 "SampleAfterValue": "2000003", 665 "UMask": "0x1" 666 }, 667 { 668 "BriefDescription": "Cycles per thread when uops are executed in port 0", 669 "Counter": "0,1,2,3", 670 "CounterHTOff": "0,1,2,3,4,5,6,7", 671 "EventCode": "0xA1", 672 "EventName": "UOPS_DISPATCHED_PORT.PORT_0", 673 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 0.", 674 "SampleAfterValue": "2000003", 675 "UMask": "0x1" 676 }, 677 { 678 "BriefDescription": "Cycles per thread when uops are executed in port 1", 679 "Counter": "0,1,2,3", 680 "CounterHTOff": "0,1,2,3,4,5,6,7", 681 "EventCode": "0xA1", 682 "EventName": "UOPS_DISPATCHED_PORT.PORT_1", 683 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 1.", 684 "SampleAfterValue": "2000003", 685 "UMask": "0x2" 686 }, 687 { 688 "BriefDescription": "Cycles per thread when uops are executed in port 2", 689 "Counter": "0,1,2,3", 690 "CounterHTOff": "0,1,2,3,4,5,6,7", 691 "EventCode": "0xA1", 692 "EventName": "UOPS_DISPATCHED_PORT.PORT_2", 693 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 2.", 694 "SampleAfterValue": "2000003", 695 "UMask": "0x4" 696 }, 697 { 698 "BriefDescription": "Cycles per thread when uops are executed in port 3", 699 "Counter": "0,1,2,3", 700 "CounterHTOff": "0,1,2,3,4,5,6,7", 701 "EventCode": "0xA1", 702 "EventName": "UOPS_DISPATCHED_PORT.PORT_3", 703 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 3.", 704 "SampleAfterValue": "2000003", 705 "UMask": "0x8" 706 }, 707 { 708 "BriefDescription": "Cycles per thread when uops are executed in port 4", 709 "Counter": "0,1,2,3", 710 "CounterHTOff": "0,1,2,3,4,5,6,7", 711 "EventCode": "0xA1", 712 "EventName": "UOPS_DISPATCHED_PORT.PORT_4", 713 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 4.", 714 "SampleAfterValue": "2000003", 715 "UMask": "0x10" 716 }, 717 { 718 "BriefDescription": "Cycles per thread when uops are executed in port 5", 719 "Counter": "0,1,2,3", 720 "CounterHTOff": "0,1,2,3,4,5,6,7", 721 "EventCode": "0xA1", 722 "EventName": "UOPS_DISPATCHED_PORT.PORT_5", 723 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 5.", 724 "SampleAfterValue": "2000003", 725 "UMask": "0x20" 726 }, 727 { 728 "BriefDescription": "Cycles per thread when uops are executed in port 6", 729 "Counter": "0,1,2,3", 730 "CounterHTOff": "0,1,2,3,4,5,6,7", 731 "EventCode": "0xA1", 732 "EventName": "UOPS_DISPATCHED_PORT.PORT_6", 733 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 6.", 734 "SampleAfterValue": "2000003", 735 "UMask": "0x40" 736 }, 737 { 738 "BriefDescription": "Cycles per thread when uops are executed in port 7", 739 "Counter": "0,1,2,3", 740 "CounterHTOff": "0,1,2,3,4,5,6,7", 741 "EventCode": "0xA1", 742 "EventName": "UOPS_DISPATCHED_PORT.PORT_7", 743 "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 7.", 744 "SampleAfterValue": "2000003", 745 "UMask": "0x80" 746 }, 747 { 748 "BriefDescription": "Number of uops executed on the core.", 749 "Counter": "0,1,2,3", 750 "CounterHTOff": "0,1,2,3,4,5,6,7", 751 "EventCode": "0xB1", 752 "EventName": "UOPS_EXECUTED.CORE", 753 "PublicDescription": "Number of uops executed from any thread.", 754 "SampleAfterValue": "2000003", 755 "UMask": "0x2" 756 }, 757 { 758 "BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.", 759 "Counter": "0,1,2,3", 760 "CounterHTOff": "0,1,2,3,4,5,6,7", 761 "CounterMask": "1", 762 "EventCode": "0xB1", 763 "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1", 764 "SampleAfterValue": "2000003", 765 "UMask": "0x2" 766 }, 767 { 768 "BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.", 769 "Counter": "0,1,2,3", 770 "CounterHTOff": "0,1,2,3,4,5,6,7", 771 "CounterMask": "2", 772 "EventCode": "0xB1", 773 "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2", 774 "SampleAfterValue": "2000003", 775 "UMask": "0x2" 776 }, 777 { 778 "BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.", 779 "Counter": "0,1,2,3", 780 "CounterHTOff": "0,1,2,3,4,5,6,7", 781 "CounterMask": "3", 782 "EventCode": "0xB1", 783 "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3", 784 "SampleAfterValue": "2000003", 785 "UMask": "0x2" 786 }, 787 { 788 "BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.", 789 "Counter": "0,1,2,3", 790 "CounterHTOff": "0,1,2,3,4,5,6,7", 791 "CounterMask": "4", 792 "EventCode": "0xB1", 793 "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4", 794 "SampleAfterValue": "2000003", 795 "UMask": "0x2" 796 }, 797 { 798 "BriefDescription": "Cycles with no micro-ops executed from any thread on physical core.", 799 "Counter": "0,1,2,3", 800 "CounterHTOff": "0,1,2,3,4,5,6,7", 801 "CounterMask": "1", 802 "EventCode": "0xB1", 803 "EventName": "UOPS_EXECUTED.CORE_CYCLES_NONE", 804 "Invert": "1", 805 "SampleAfterValue": "2000003", 806 "UMask": "0x2" 807 }, 808 { 809 "BriefDescription": "Cycles where at least 1 uop was executed per-thread", 810 "Counter": "0,1,2,3", 811 "CounterHTOff": "0,1,2,3,4,5,6,7", 812 "CounterMask": "1", 813 "EventCode": "0xB1", 814 "EventName": "UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC", 815 "PublicDescription": "Cycles where at least 1 uop was executed per-thread.", 816 "SampleAfterValue": "2000003", 817 "UMask": "0x1" 818 }, 819 { 820 "BriefDescription": "Cycles where at least 2 uops were executed per-thread", 821 "Counter": "0,1,2,3", 822 "CounterHTOff": "0,1,2,3,4,5,6,7", 823 "CounterMask": "2", 824 "EventCode": "0xB1", 825 "EventName": "UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC", 826 "PublicDescription": "Cycles where at least 2 uops were executed per-thread.", 827 "SampleAfterValue": "2000003", 828 "UMask": "0x1" 829 }, 830 { 831 "BriefDescription": "Cycles where at least 3 uops were executed per-thread", 832 "Counter": "0,1,2,3", 833 "CounterHTOff": "0,1,2,3,4,5,6,7", 834 "CounterMask": "3", 835 "EventCode": "0xB1", 836 "EventName": "UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC", 837 "PublicDescription": "Cycles where at least 3 uops were executed per-thread.", 838 "SampleAfterValue": "2000003", 839 "UMask": "0x1" 840 }, 841 { 842 "BriefDescription": "Cycles where at least 4 uops were executed per-thread", 843 "Counter": "0,1,2,3", 844 "CounterHTOff": "0,1,2,3,4,5,6,7", 845 "CounterMask": "4", 846 "EventCode": "0xB1", 847 "EventName": "UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC", 848 "PublicDescription": "Cycles where at least 4 uops were executed per-thread.", 849 "SampleAfterValue": "2000003", 850 "UMask": "0x1" 851 }, 852 { 853 "BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.", 854 "Counter": "0,1,2,3", 855 "CounterHTOff": "0,1,2,3,4,5,6,7", 856 "CounterMask": "1", 857 "EventCode": "0xB1", 858 "EventName": "UOPS_EXECUTED.STALL_CYCLES", 859 "Invert": "1", 860 "PublicDescription": "Counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread.", 861 "SampleAfterValue": "2000003", 862 "UMask": "0x1" 863 }, 864 { 865 "BriefDescription": "Counts the number of uops to be executed per-thread each cycle.", 866 "Counter": "0,1,2,3", 867 "CounterHTOff": "0,1,2,3,4,5,6,7", 868 "EventCode": "0xB1", 869 "EventName": "UOPS_EXECUTED.THREAD", 870 "PublicDescription": "Number of uops to be executed per-thread each cycle.", 871 "SampleAfterValue": "2000003", 872 "UMask": "0x1" 873 }, 874 { 875 "BriefDescription": "Counts the number of x87 uops dispatched.", 876 "Counter": "0,1,2,3", 877 "CounterHTOff": "0,1,2,3,4,5,6,7", 878 "EventCode": "0xB1", 879 "EventName": "UOPS_EXECUTED.X87", 880 "PublicDescription": "Counts the number of x87 uops executed.", 881 "SampleAfterValue": "2000003", 882 "UMask": "0x10" 883 }, 884 { 885 "BriefDescription": "Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS)", 886 "Counter": "0,1,2,3", 887 "CounterHTOff": "0,1,2,3,4,5,6,7", 888 "EventCode": "0x0E", 889 "EventName": "UOPS_ISSUED.ANY", 890 "PublicDescription": "Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).", 891 "SampleAfterValue": "2000003", 892 "UMask": "0x1" 893 }, 894 { 895 "BriefDescription": "Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not.", 896 "Counter": "0,1,2,3", 897 "CounterHTOff": "0,1,2,3,4,5,6,7", 898 "EventCode": "0x0E", 899 "EventName": "UOPS_ISSUED.SLOW_LEA", 900 "SampleAfterValue": "2000003", 901 "UMask": "0x20" 902 }, 903 { 904 "BriefDescription": "Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread", 905 "Counter": "0,1,2,3", 906 "CounterHTOff": "0,1,2,3,4,5,6,7", 907 "CounterMask": "1", 908 "EventCode": "0x0E", 909 "EventName": "UOPS_ISSUED.STALL_CYCLES", 910 "Invert": "1", 911 "PublicDescription": "Counts cycles during which the Resource Allocation Table (RAT) does not issue any Uops to the reservation station (RS) for the current thread.", 912 "SampleAfterValue": "2000003", 913 "UMask": "0x1" 914 }, 915 { 916 "BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.", 917 "Counter": "0,1,2,3", 918 "CounterHTOff": "0,1,2,3,4,5,6,7", 919 "EventCode": "0x0E", 920 "EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH", 921 "PublicDescription": "Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to Mixing Intel AVX and Intel SSE Code section of the Optimization Guide.", 922 "SampleAfterValue": "2000003", 923 "UMask": "0x2" 924 }, 925 { 926 "BriefDescription": "Number of macro-fused uops retired. (non precise)", 927 "Counter": "0,1,2,3", 928 "CounterHTOff": "0,1,2,3,4,5,6,7", 929 "EventCode": "0xc2", 930 "EventName": "UOPS_RETIRED.MACRO_FUSED", 931 "PublicDescription": "Counts the number of macro-fused uops retired. (non precise)", 932 "SampleAfterValue": "2000003", 933 "UMask": "0x4" 934 }, 935 { 936 "BriefDescription": "Retirement slots used.", 937 "Counter": "0,1,2,3", 938 "CounterHTOff": "0,1,2,3,4,5,6,7", 939 "EventCode": "0xC2", 940 "EventName": "UOPS_RETIRED.RETIRE_SLOTS", 941 "PublicDescription": "Counts the retirement slots used.", 942 "SampleAfterValue": "2000003", 943 "UMask": "0x2" 944 }, 945 { 946 "BriefDescription": "Cycles without actually retired uops.", 947 "Counter": "0,1,2,3", 948 "CounterHTOff": "0,1,2,3,4,5,6,7", 949 "CounterMask": "1", 950 "EventCode": "0xC2", 951 "EventName": "UOPS_RETIRED.STALL_CYCLES", 952 "Invert": "1", 953 "PublicDescription": "This event counts cycles without actually retired uops.", 954 "SampleAfterValue": "2000003", 955 "UMask": "0x2" 956 }, 957 { 958 "BriefDescription": "Cycles with less than 10 actually retired uops.", 959 "Counter": "0,1,2,3", 960 "CounterHTOff": "0,1,2,3,4,5,6,7", 961 "CounterMask": "10", 962 "EventCode": "0xC2", 963 "EventName": "UOPS_RETIRED.TOTAL_CYCLES", 964 "Invert": "1", 965 "PublicDescription": "Number of cycles using always true condition (uops_ret < 16) applied to non PEBS uops retired event.", 966 "SampleAfterValue": "2000003", 967 "UMask": "0x2" 968 } 969]