Home
last modified time | relevance | path

Searched refs:UPHY_PLL_P0_CTL1_PLL0_ENABLE (Results 1 – 1 of 1) sorted by relevance

/freebsd/sys/arm64/nvidia/tegra210/
H A Dtegra210_xusbpadctl.c220 #define UPHY_PLL_P0_CTL1_PLL0_ENABLE (1 << 3) macro
660 reg |= UPHY_PLL_P0_CTL1_PLL0_ENABLE; in uphy_pex_enable()