Searched hist:a45af6d3a98b4d8a2746de13a8db52fb4123bb56 (Results 1 – 1 of 1) sorted by relevance
| /linux/drivers/clk/mvebu/ |
| H A D | cp110-system-controller.c | diff a45af6d3a98b4d8a2746de13a8db52fb4123bb56 Wed May 31 15:19:15 CEST 2017 Konstantin Porotchkin <kostap@marvell.com> clk: mvebu: cp110: add sdio clock to cp-110 system controller
This commit updates the CP110 system controller driver to add the
definition for a missing clock.
The SDIO clock is dedicated driving the SDHCI interface and its frequency
is 400MHz (2/5 of PLL source clock).
The SDIO interface should be bound to this clock and not the core clock
as in the older code.
Using the wrong clock lead to a maximum SDHCI frequency of 250 Mhz, while
the HW really supports up to 400 Mhz.
This patch also fixes the NAND clock relationship documentation.
Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
[gregory.clement@free-electrons.com:
- use sdio instead of emmc to name the clock]
Reviewed-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
|