Searched hist:"908999561 b4340089896b89cef51dae07fc001cb" (Results 1 – 1 of 1) sorted by relevance
/linux/arch/arm64/boot/dts/ti/ |
H A D | k3-j7200-main.dtsi | diff 908999561b4340089896b89cef51dae07fc001cb Fri Dec 01 09:20:43 CET 2023 Bhavya Kapoor <b-kapoor@ti.com> arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed mode
DDR52 speed mode is enabled for eMMC in J7200 but its Itap Delay Value is not present in the device tree. Thus, add Itap Delay Value for eMMC High Speed DDR which is DDR52 speed mode for J7200 SoC according to datasheet for J7200.
[+] Refer to : section 7.9.5.16.1 MMCSD0 - eMMC Interface, in J7200 datasheet - https://www.ti.com/lit/ds/symlink/dra821u-q1.pdf
Signed-off-by: Bhavya Kapoor <b-kapoor@ti.com> Reviewed-by: Judith Mendez <jm@ti.com> Reviewed-by: Udit Kumar <u-kumar1@ti.com> Link: https://lore.kernel.org/r/20231201082045.790478-2-b-kapoor@ti.com Signed-off-by: Nishanth Menon <nm@ti.com>
|