Home
last modified time | relevance | path

Searched +full:x1e80100 +full:- +full:tlmm (Results 1 – 4 of 4) sorted by relevance

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,x1e80100-tlmm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,x1e80100-tlmm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Technologies, Inc. X1E80100 TLMM block
10 - Rajendra Nayak <quic_rjendra@quicinc.com>
13 Top Level Mode Multiplexer pin controller in Qualcomm X1E80100 SoC.
16 - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#
20 const: qcom,x1e80100-tlmm
28 gpio-reserved-ranges:
[all …]
H A Dqcom,sm8550-lpass-lpi-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8550-lpass-lpi-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SM8550 SoC LPASS LPI TLMM
10 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
11 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
20 - const: qcom,sm8550-lpass-lpi-pinctrl
21 - items:
22 - const: qcom,x1e80100-lpass-lpi-pinctrl
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie-x1e80100.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/qcom,pcie-x1e80100.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm X1E80100 PCI Express Root Complex
10 - Bjorn Andersson <andersson@kernel.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
14 Qualcomm X1E80100 SoC (and compatible) PCIe root complex controller is based on
19 const: qcom,pcie-x1e80100
25 reg-names:
[all …]
/linux/drivers/pinctrl/qcom/
H A Dtlmm-test.c1 // SPDX-License-Identifier: GPL-2.0-only
6 #define pr_fmt(fmt) "tlmm-test: " fmt
22 * This TLMM test module serves the purpose of validating that the TLMM driver
23 * (pinctrl-msm) delivers expected number of interrupts in response to changing
27 * "gpio", which the tester is expected to specify an unused and non-connected
31 * Upon execution, the test initialization will find the TLMM node (subject to
41 static int tlmm_test_gpio = -1;
57 * struct tlmm_test_priv - Per-test context
102 if (priv->intr_op & TLMM_TEST_COUNT) in tlmm_test_intr_fn()
103 atomic_inc(&priv->intr_count); in tlmm_test_intr_fn()
[all …]