Home
last modified time | relevance | path

Searched +full:sub +full:- +full:parts (Results 1 – 25 of 145) sorted by relevance

123456

/linux/Documentation/devicetree/bindings/pci/
H A Dsnps,dw-pcie-common.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/snps,dw-pcie-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jingoo Han <jingoohan1@gmail.com>
11 - Gustavo Pimentel <gustavo.pimentel@synopsys.com>
23 Interface - DBI. In accordance with the reference manual the register
24 configuration space belongs to the Configuration-Dependent Module (CDM)
25 and is split up into several sub-parts Standard PCIe configuration
26 space, Port Logic Registers (PL), Shadow Config-space Registers,
[all …]
/linux/Documentation/userspace-api/media/v4l/
H A Dpixfmt-sdr-pcu20be.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-SDR-FMT-PCU20BE:
9 Planar complex unsigned 20-bit big endian IQ sample
15 number consist of two parts called In-phase and Quadrature (IQ). Both I
26 .. flat-table::
27 :header-rows: 1
28 :stub-columns: 0
30 * - Offset:
31 - Byte B0
32 - Byte B1
[all …]
H A Dpixfmt-sdr-pcu18be.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-SDR-FMT-PCU18BE:
9 Planar complex unsigned 18-bit big endian IQ sample
15 number consist of two parts called In-phase and Quadrature (IQ). Both I
26 .. flat-table::
27 :header-rows: 1
28 :stub-columns: 0
30 * - Offset:
31 - Byte B0
32 - Byte B1
[all …]
H A Dpixfmt-sdr-pcu16be.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-SDR-FMT-PCU16BE:
9 Planar complex unsigned 16-bit big endian IQ sample
15 number consist of two parts called In-phase and Quadrature (IQ). Both I
26 .. flat-table::
27 :header-rows: 1
28 :stub-columns: 0
30 * - Offset:
31 - Byte B0
32 - Byte B1
[all …]
H A Dpixfmt-sdr-cu16le.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-SDR-FMT-CU16LE:
10 Complex unsigned 16-bit little endian IQ sample
17 number consist two parts, called In-phase and Quadrature (IQ). Both I
25 .. flat-table::
26 :header-rows: 0
27 :stub-columns: 0
29 * - start + 0:
30 - I'\ :sub:`0[7:0]`
31 - I'\ :sub:`0[15:8]`
[all …]
H A Dpixfmt-sdr-cs14le.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-SDR-FMT-CS14LE:
9 Complex signed 14-bit little endian IQ sample
16 number consist two parts, called In-phase and Quadrature (IQ). Both I
25 .. flat-table::
26 :header-rows: 0
27 :stub-columns: 0
29 * - start + 0:
30 - I'\ :sub:`0[7:0]`
31 - I'\ :sub:`0[13:8]`
[all …]
H A Dpixfmt-sdr-cs08.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _v4l2-sdr-fmt-cs8:
9 Complex signed 8-bit IQ sample
16 number consist two parts, called In-phase and Quadrature (IQ). Both I
23 .. flat-table::
24 :header-rows: 0
25 :stub-columns: 0
27 * - start + 0:
28 - I'\ :sub:`0`
29 * - start + 1:
[all …]
H A Dpixfmt-sdr-cu08.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _v4l2-sdr-fmt-cu8:
9 Complex unsigned 8-bit IQ sample
16 number consist two parts, called In-phase and Quadrature (IQ). Both I
23 .. flat-table::
24 :header-rows: 0
25 :stub-columns: 0
27 * - start + 0:
28 - I'\ :sub:`0`
29 * - start + 1:
[all …]
H A Dvidioc-dbg-g-chip-info.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
13 VIDIOC_DBG_G_CHIP_INFO - Identify the chips on a TV card
42 contact the linux-media mailing list
61 the PCI or USB bus. Non-zero numbers identify specific parts of the
65 selects the nth sub-device. This allows you to enumerate over all
66 sub-devices.
73 We recommended the v4l2-dbg utility over calling this ioctl directly. It
74 is available from the LinuxTV v4l-dvb repository; see
80 .. _name-v4l2-dbg-match:
82 .. flat-table:: struct v4l2_dbg_match
[all …]
/linux/Documentation/userspace-api/media/drivers/
H A Dccs.rst1 .. SPDX-License-Identifier: GPL-2.0-only
5 .. _media-ccs-uapi:
11 <https://www.mipi.org/specifications/camera-command-set>`_ compliant
12 camera sensors. It exposes three sub-devices representing the pixel array,
18 Also see :ref:`the CCS driver kernel documentation <media-ccs-driver>`.
20 Pixel Array sub-device
21 ----------------------
23 The pixel array sub-device represents the camera sensor's pixel matrix, as well
30 ------
32 The binner sub-device represents the binning functionality on the sensor. For
[all …]
/linux/Documentation/driver-api/media/
H A Dv4l2-subdev.rst1 .. SPDX-License-Identifier: GPL-2.0
3 V4L2 sub-devices
4 ----------------
6 Many drivers need to communicate with sub-devices. These devices can do all
8 encoding or decoding. For webcams common sub-devices are sensors and camera
12 driver with a consistent interface to these sub-devices the
13 :c:type:`v4l2_subdev` struct (v4l2-subdev.h) was created.
15 Each sub-device driver must have a :c:type:`v4l2_subdev` struct. This struct
16 can be stand-alone for simple sub-devices or it might be embedded in a larger
18 low-level device struct (e.g. ``i2c_client``) that contains the device data as
[all …]
/linux/Documentation/gpu/
H A Dkomeda-kms.rst1 .. SPDX-License-Identifier: GPL-2.0
23 -----
30 ------
39 -------------------
47 --------------------------
52 -----------------------------
57 --------------------------------
62 ------
66 introduces Layer Split, which splits the whole image to two half parts and feeds
72 --------
[all …]
/linux/drivers/edac/
H A Dskx_common.h1 /* SPDX-License-Identifier: GPL-2.0 */
55 * Table 15-10 "IA32_MCi_Status [15:0] Compound Error Code Encoding"
67 * Errors from either the memory of the 1-level memory system or the
68 * 2nd level memory (the slow "far" memory) of the 2-level memory system.
73 * of the 2-level memory system.
77 /* Max RRL register sets per {,sub-,pseudo-}channel. */
96 /* RRL registers per {,sub-,pseudo-}channel. */
98 /* RRL register parts. */
112 /* CORRERRCNT register parts. */
159 * settings of two {sub-,pseudo-}channels in Linux RRL control mode.
[all …]
/linux/arch/arm64/boot/dts/renesas/
H A Dhihope-rzg2-ex-lvds.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the RZ/G2[MN] HiHope sub board LVDS common parts
10 compatible = "pwm-backlight";
13 brightness-levels = <0 2 8 16 32 64 128 255>;
14 default-brightness-level = <6>;
23 lvds-connector-en-hog {
24 gpio-hog;
26 output-low;
27 line-name = "lvds-connector-en-gpio";
48 pinctrl-0 = <&pwm0_pins>;
[all …]
/linux/include/linux/
H A Dfsl_devices.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
17 PHY CLK to become stable - 10ms*/
30 * Each sub-arch has its own master list of unique devices and
31 * enumerates them by enum fsl_devices in a sub-arch specific header
33 * The platform data structure is broken into two parts. The
40 * - platform data structures: <driver>_platform_data
41 * - platform data device flags: FSL_<driver>_DEV_<FLAG>
42 * - platform data board flags: FSL_<driver>_BRD_<FLAG>
47 FSL_USB_VER_NONE = -1,
86 unsigned power_budget; /* hcd->power_budget */
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/ltc/
H A Dgf100.c33 struct nvkm_device *device = ltc->subdev.device; in gf100_ltc_cbc_clear()
42 struct nvkm_device *device = ltc->subdev.device; in gf100_ltc_cbc_wait()
44 for (c = 0; c < ltc->ltc_nr; c++) { in gf100_ltc_cbc_wait()
45 for (s = 0; s < ltc->lts_nr; s++) { in gf100_ltc_cbc_wait()
58 struct nvkm_device *device = ltc->subdev.device; in gf100_ltc_zbc_clear_color()
69 struct nvkm_device *device = ltc->subdev.device; in gf100_ltc_zbc_clear_depth()
95 struct nvkm_subdev *subdev = &ltc->subdev; in gf100_ltc_lts_intr()
96 struct nvkm_device *device = subdev->device; in gf100_ltc_lts_intr()
113 struct nvkm_device *device = ltc->subdev.device; in gf100_ltc_intr()
119 for (s = 0; s < ltc->lts_nr; s++) in gf100_ltc_intr()
[all …]
/linux/arch/m68k/include/asm/
H A Datomic.h1 /* SPDX-License-Identifier: GPL-2.0 */
19 #define arch_atomic_read(v) READ_ONCE((v)->counter)
20 #define arch_atomic_set(v, i) WRITE_ONCE(((v)->counter), (i))
23 * The ColdFire parts cannot do some immediate to memory operations,
79 t = (v->counter c_op i); \
92 t = v->counter; \
93 v->counter c_op i; \
107 ATOMIC_OPS(sub, -=, sub)
/linux/Documentation/rust/
H A Dgeneral-information.rst1 .. SPDX-License-Identifier: GPL-2.0
11 ----------
13 The Rust support in the kernel can link only `core <https://doc.rust-lang.org/core/>`_,
14 but not `std <https://doc.rust-lang.org/std/>`_. Crates for use in the
21 ------------------
23 Rust kernel code is documented using ``rustdoc``, its built-in documentation
31 For linux-next, please see:
49 xdg-open Documentation/output/rust/rustdoc/kernel/index.html
51 To learn about how to write the documentation, please see coding-guidelines.rst.
55 -----------
[all …]
/linux/Documentation/mm/
H A Dmemory-model.rst1 .. SPDX-License-Identifier: GPL-2.0
23 Regardless of the selected memory model, there exists one-to-one
35 non-NUMA systems with contiguous, or mostly contiguous, physical
48 An architecture may free parts of the `mem_map` array that do not cover the
54 straightforward: `PFN - ARCH_PFN_OFFSET` is an index to the
65 as hot-plug and hot-remove of the physical memory, alternative memory
66 maps for non-volatile memory devices and deferred initialization of
85 NR\_MEM\_SECTIONS = 2 ^ {(MAX\_PHYSMEM\_BITS - SECTION\_SIZE\_BITS)}
87 The `mem_section` objects are arranged in a two-dimensional array
104 corresponding `struct page` - a "classic sparse" and "sparse
[all …]
/linux/Documentation/core-api/
H A Dnetlink.rst1 .. SPDX-License-Identifier: BSD-3-Clause
13 ---------------
21 -------------
31 ---------------
44 ----------
51 ------------------------
54 them - make sure to report dump inconsistency with ``NLM_F_DUMP_INTR``.
61 Documentation of the Netlink specification parts which are only relevant
65 -------
67 kernel-policy
[all …]
/linux/arch/x86/crypto/
H A Daes-ctr-avx-x86_64.S1 /* SPDX-License-Identifier: Apache-2.0 OR BSD-2-Clause */
7 // This file is dual-licensed, meaning that you can use it under your choice of
13 // http://www.apache.org/licenses/LICENSE-2.0
45 //------------------------------------------------------------------------------
47 // This file contains x86_64 assembly implementations of AES-CTR and AES-XCTR
49 // - AES-NI && AVX
50 // - VAES && AVX2
51 // - VAES && AVX512BW && AVX512VL && BMI2
95 // Broadcast a 128-bit value from memory to all 128-bit lanes of a vector
119 sub $8, %ecx // LEN - 8
[all …]
/linux/Documentation/
H A Datomic_t.txt9 ---
14 Non-RMW ops:
24 atomic_{add,sub,inc,dec}()
25 atomic_{add,sub,inc,dec}_return{,_relaxed,_acquire,_release}()
26 atomic_fetch_{add,sub,inc,dec}{,_relaxed,_acquire,_release}()
60 -----
63 respectively (for hysterical raisins), the kernel uses -fno-strict-overflow
64 (which implies -fwrapv) and defines signed overflow to behave like
65 2s-complement.
70 There was a bug in UBSAN prior to GCC-8 that would generate UB warnings for
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Drockchip,pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Heiko Stuebner <heiko@sntech.de>
18 Please refer to pinctrl-bindings.txt in this directory for details of the
26 various pad settings such as pull-up, etc.
29 defined as gpio sub-nodes of the pinmux controller.
34 - rockchip,px30-pinctrl
35 - rockchip,rk2928-pinctrl
36 - rockchip,rk3036-pinctrl
[all …]
/linux/Documentation/admin-guide/perf/
H A Dhisi-pmu.rst13 two HHAs (0 - 1) and four DDRCs (0 - 3), respectively.
16 -------------------------------
28 name will appear in event listing as hisi_sccl<sccl-id>_module<index-id>.
29 where "sccl-id" is the identifier of the SCCL and "index-id" is the index of
48 ------------------------------------------
50 ------------------------------------------
52 ------------------------------------------
54 ------------------------------------------
56 $# perf stat -a -e hisi_sccl3_l3c0/rd_hit_cpipe/ sleep 5
57 $# perf stat -a -e hisi_sccl3_l3c0/config=0x02/ sleep 5
[all …]
/linux/arch/arm/mach-omap2/
H A Dsdrc.h1 /* SPDX-License-Identifier: GPL-2.0-only */
8 * Copyright (C) 2007-2008, 2012 Texas Instruments, Inc.
9 * Copyright (C) 2007-2008 Nokia Corporation
55 * struct omap_sdrc_params - SDRC parameters for a given SDRC clock rate
62 * This structure holds a pre-computed set of register values for the
64 * intended to be pre-computed and specified in an array in the board-*.c
112 /* Scale factor for fixed-point arith in omap3_core_dpll_m2_set_rate() */
124 /* SDRC register offsets - read/write with sdrc_{read,write}_reg() */
164 * These represent optimal values for common parts, it won't work for all.
166 * become sub-optimal. The RFR value goes in the opposite direction. If you
[all …]

123456