Home
last modified time | relevance | path

Searched +full:esync +full:- +full:control (Results 1 – 3 of 3) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/dpll/
H A Dmicrochip,zl30731.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ivan Vecera <ivecera@redhat.com>
15 single-ended inputs and 10 differential or 20 single-ended outputs.
21 - microchip,zl30731
22 - microchip,zl30732
23 - microchip,zl30733
24 - microchip,zl30734
25 - microchip,zl30735
[all …]
H A Ddpll-pin.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dpll/dpll-pin.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ivan Vecera <ivecera@redhat.com>
14 by a DPLL( Digital Phase-Locked Loop) device. The pin is identified by
26 connection-type:
31 esync-control:
39 supported-frequencies-hz:
43 - reg
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaInstrInfo.td1 //===- XtensaInstrInfo.td - Target Description for Xtensa -*- tablegen -*--===//
7 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
9 //===----------------------------------------------------------------------===//
13 //===----------------------------------------------------------------------===//
19 //===----------------------------------------------------------------------===//
21 //===----------------------------------------------------------------------===//
71 let imm8 = imm_sh8{15-8};
80 //===----------------------------------------------------------------------===//
82 //===----------------------------------------------------------------------===//
88 let imm8{7-0} = imm{7-0};
[all …]