Home
last modified time | relevance | path

Searched +full:edge +full:- +full:offset (Results 1 – 25 of 417) sorted by relevance

12345678910>>...17

/freebsd/contrib/ldns/
H A Dradix.c2 * radix.c -- generic radix tree
96 node->data = data; in ldns_radix_new_node()
97 node->key = key; in ldns_radix_new_node()
98 node->klen = len; in ldns_radix_new_node()
99 node->parent = NULL; in ldns_radix_new_node()
100 node->parent_index = 0; in ldns_radix_new_node()
101 node->len = 0; in ldns_radix_new_node()
102 node->offset = 0; in ldns_radix_new_node()
103 node->capacity = 0; in ldns_radix_new_node()
104 node->array = NULL; in ldns_radix_new_node()
[all …]
/freebsd/contrib/llvm-project/lld/MachO/
H A DExportTrie.cpp1 //===- ExportTrie.cpp -----------------------------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This is a partial implementation of the Mach-O export trie format. It's
13 // edge can represent multiple characters. For example, given two exported
17 // +-+-+
19 // +-+-+
23 // +-+-+
25 // +-+-+
28 // +-+-+ +-+-+
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/JITLink/
H A Di386.h1 //=== i386.h - Generic JITLink i386 edge kinds, utilities -*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
21 enum EdgeKind_i386 : Edge::Kind {
24 None = Edge::FirstRelocation,
26 /// A plain 32-bit pointer value relocation.
29 /// Fixup <- Target + Addend : uint32
32 /// - The target must reside in the low 32-bits of the address space,
33 /// otherwise an out-of-range error will be returned.
[all …]
H A Dx86_64.h1 //===-- x86_64.h - Generic JITLink x86-64 edge kinds, utilities -*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // Generic utilities for graphs representing x86-64 objects.
11 //===----------------------------------------------------------------------===//
23 /// Represents x86-64 fixups and other x86-64-specific edge kinds.
24 enum EdgeKind_x86_64 : Edge::Kind {
26 /// A plain 64-bit pointer value relocation.
29 /// Fixup <- Target + Addend : uint64
31 Pointer64 = Edge::FirstRelocation,
[all …]
H A DJITLink.h1 //===------------ JITLink.h - JIT linker functionality ----------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // Contains generic JIT-linker types.
11 //===----------------------------------------------------------------------===//
67 class Edge {
72 Invalid, // Invalid edge value.
73 FirstKeepAlive, // Keeps target alive. Offset/addend zero.
74 KeepAlive = FirstKeepAlive, // Tag first edge kind that preserves liveness.
81 Edge(Kind K, OffsetT Offset, Symbol &Target, AddendT Addend) in Edge() function
[all …]
H A Dloongarch.h1 //= loongarch.h - Generic JITLink loongarch edge kinds, utilities -*- C++ -*-=//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exceptio
[all...]
H A Daarch64.h1 //=== aarch64.h - Generic JITLink aarch64 edge kinds, utilities -*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
24 /// Represents aarch64 fixups and other aarch64-specific edge kinds.
25 enum EdgeKind_aarch64 : Edge::Kind {
27 /// A plain 64-bit pointer value relocation.
30 /// Fixup <- Target + Addend : uint64
32 Pointer64 = Edge::FirstRelocation,
34 /// A plain 32-bit pointer value relocation.
[all …]
H A Dppc64.h1 //===--- ppc64.h - Generic JITLink ppc64 edge kinds, utilities --*- C++ -*-
61 size_t Offset; global() member
[all...]
H A Driscv.h1 //===-- riscv.h - Generic JITLink riscv edge kinds, utilities -*- C++ -*-===//
5 // SPDX-License-Identifie
[all...]
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/JITLink/
H A DELF_riscv.cpp1 //===------- ELF_riscv.cpp -JIT linker implementation for ELF/riscv -------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // ELF/riscv jit-link implementation.
11 //===----------------------------------------------------------------------===//
47 bool isGOTEdgeToFix(Edge &E) const { return E.getKind() == R_RISCV_GOT_HI20; } in isGOTEdgeToFix()
66 void fixGOTEdge(Edge &E, Symbol &GOTEntry) { in fixGOTEdge()
74 void fixPLTEdge(Edge &E, Symbol &PLTStubs) { in fixPLTEdge()
77 "Not a PLT edge?"); in fixPLTEdge()
82 bool isExternalBranchEdge(Edge &E) const { in isExternalBranchEdge()
[all …]
H A DELF_aarch32.cpp1 //===----- ELF_aarch32.cpp - JIT linker implementation for arm/thumb ------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // ELF/aarch32 jit-link implementation.
11 //===----------------------------------------------------------------------===//
33 /// Translate from ELF relocation type to JITLink-internal edge kind.
77 /// Translate from JITLink-internal edge kind back to ELF relocation type.
78 Expected<uint32_t> getELFRelocationType(Edge::Kind Kind) { in getELFRelocationType()
112 return make_error<JITLinkError>(formatv("Invalid aarch32 edge {0:d}: ", in getELFRelocationType()
116 /// Get a human-readable name for the given ELF AArch32 edge kind.
[all …]
H A DCOFF_x86_64.cpp1 //===----- COFF_x86_64.cpp - JIT linker implementation for COFF/x86_64 ----===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // COFF/x86_64 jit-link implementation.
11 //===----------------------------------------------------------------------===//
29 enum EdgeKind_coff_x86_64 : Edge::Kind {
47 Error applyFixup(LinkGraph &G, Block &B, const Edge &E) const { in applyFixup()
74 COFFRel->SymbolTableIndex, FixupSect.getIndex()), in addSingleRelocation()
92 Edge::OffsetT Offset = FixupAddress - BlockToFix.getAddress(); in addSingleRelocation() local
94 Edge::Kind Kind = Edge::Invalid; in addSingleRelocation()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/remoteproc/
H A Dqcom,sc7280-mss-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc7280-mss-pil.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sibi Sankar <quic_sibis@quicinc.com>
19 - qcom,sc7280-mss-pil
23 - description: MSS QDSP6 registers
24 - description: RMB registers
26 reg-names:
28 - const: qdsp6
[all …]
H A Dqcom,msm8996-mss-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,msm8996-ms
[all...]
H A Dqcom,sc7180-mss-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc7180-mss-pil.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sibi Sankar <quic_sibis@quicinc.com>
19 - qcom,sc7180-mss-pil
23 - description: MSS QDSP6 registers
24 - description: RMB registers
26 reg-names:
28 - const: qdsp6
[all …]
H A Dqcom,sc7280-adsp-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc7280-adsp-pil.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com>
19 - qcom,sc7280-adsp-pil
23 - description: qdsp6ss register
24 - description: efuse q6ss register
28 - description: Phandle to apps_smmu node with sid mask
32 - description: Watchdog interrupt
[all …]
H A Dqcom,msm8916-mss-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,msm8916-mss-pil.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Stephan Gerhold <stephan@gerhold.net>
19 - enum:
20 - qcom,msm8909-mss-pil
21 - qcom,msm8916-mss-pil
22 - qcom,msm8953-mss-pil
23 - qcom,msm8974-mss-pil
[all …]
H A Dqcom,smd-edge.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,smd-edge.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SMD Edge communication channel nodes
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
14 some sort - or in SMD language an "edge". The name of the edges are not
18 that "edge". The names of the devices are not important. The properties of
24 const: smd-edge
29 - qcom,smd-channels
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DCodeLayout.cpp1 //===- CodeLayout.cpp - Implementation of code layout algorithms --------
254 uint64_t Offset{0}; global() member
709 ChainEdge *Edge = EdgeIt.second; mergeChainPairs() local
814 __anon4fceb0470402(size_t Offset, const std::vector<MergeTypeT> &MergeTypes) getBestMergeGain() argument
840 size_t Offset = SrcBlock->CurIndex + 1; getBestMergeGain() local
849 size_t Offset = DstBlock->CurIndex; getBestMergeGain() local
856 for (size_t Offset = 1; Offset < ChainPred->Nodes.size(); Offset++) { getBestMergeGain() local
[all...]
/freebsd/contrib/libpcap/
H A Doptimize.c26 #include <pcap-types.h>
36 #include "pcap-int.h"
40 #include "diag-control.h"
43 #include "os-proto.h"
102 * Takes a 32-bit integer as an argument.
104 * If handed a non-zero value, returns the index of the lowest set bit,
107 * If handed zero, the results are platform- and compiler-dependent.
135 * Don't sign-extend mask if long is longer than int. in lowest_set_bit()
136 * (It's currently not, in MSVC, even on 64-bit platforms, but....) in lowest_set_bit()
144 * MS-DOS with DJGPP, which declares ffs() in <string.h>, which
[all …]
/freebsd/sys/contrib/device-tree/Bindings/soc/qcom/
H A Dqcom,smd.txt7 - compatible:
15 processor of some sort - or in SMD language an "edge". The name of the edges
17 The edge is described by the following properties:
19 - interrupts:
21 Value type: <prop-encoded-array>
25 - mboxes:
27 Value type: <prop-encoded-array>
31 - qcom,ipc:
33 Value type: <prop-encoded-array>
36 - phandle to a syscon node representing the apcs registers
[all …]
H A Dqcom,smp2p.txt4 a single 32-bit value between two processors. Each value has a single writer
6 identified in the system by the directed edge (local processor ID to remote
9 - compatible:
15 - interrupts:
17 Value type: <prop-encoded-array>
20 - mboxes:
22 Value type: <prop-encoded-array>
26 - qcom,ipc:
28 Value type: <prop-encoded-array>
30 signaling the remote end of the smp2p edge:
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DTypeBasedAliasAnalysis.cpp1 //===- TypeBasedAliasAnalysis.cpp - Type-Based Alias Analysis -------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 // metadata-based TBAA.
18 // We now support two types of metadata format: scalar TBAA and struct-path
19 // aware TBAA. After all testing cases are upgraded to use struct-path aware
20 // TBAA and we can auto-upgrade existing bc files, the support for scalar TBAA
40 // bitcode produced from multiple front-ends is handled conservatively.
47 // With struct-path aware TBAA, the MDNodes attached to an instruction using
54 // must be a scalar type node. The third field is the offset into the base type.
[all …]
/freebsd/contrib/ldns/ldns/
H A Dradix.h2 * radix.h -- generic radix tree
57 /** Radix node select edge array */
59 /** Additional string after the selection byte for this edge. */
61 /** Length of additional string for this edge. */
64 ldns_radix_node_t* edge; member
77 /** Index in the the parent node select edge array. */
81 /** Offset of the array. */
82 uint16_t offset; member
85 /** Select edge array. */
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dpinctrl-st.txt3 Each multi-function pin is controlled, driven and routed through the
5 and multiple alternate functions(ALT1 - ALTx) that directly connect
14 GPIO bank can have one of the two possible types of interrupt-wirings.
20 | |----> [gpio-bank (n) ]
21 | |----> [gpio-bank (n + 1)]
22 [irqN]-- | irq-mux |----> [gpio-bank (n + 2)]
23 | |----> [gpio-bank (... )]
24 |_________|----> [gpio-bank (n + 7)]
28 [irqN]----> [gpio-bank (n)]
33 - compatible : should be "st,stih407-<pio-block>-pinctrl"
[all …]

12345678910>>...17