Home
last modified time | relevance | path

Searched +full:display +full:- +full:timing (Results 1 – 25 of 274) sorted by relevance

1234567891011

/linux/Documentation/devicetree/bindings/display/panel/
H A Ddisplay-timings.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/panel/display-timings.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: display timings
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
12 - Sam Ravnborg <sam@ravnborg.org>
15 A display panel may be able to handle several display timings,
17 The display-timings node makes it possible to specify the timings
[all …]
H A Dsgd,gktw70sdae4se.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/sgd,gktw70sdae4se.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Solomon Goldentek Display GKTW70SDAE4SE 7" WVGA LVDS Display Panel
10 - Neil Armstrong <neil.armstrong@linaro.org>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: panel-common.yaml#
15 - $ref: /schemas/display/lvds.yaml#
24 - compatible
[all …]
H A Dpanel-mipi-dbi-spi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/panel/panel-mipi-dbi-spi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Noralf Trønnes <noralf@tronnes.org>
13 This binding is for display panels using a MIPI DBI compatible controller
16 The MIPI Alliance Standard for Display Bus Interface defines the electrical
17 and logical interfaces for display controllers historically used in mobile
18 phones. The standard defines 4 display architecture types and this binding is
23 - Power:
[all …]
H A Dadvantech,idk-1110wr.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/panel/advantech,idk-1110wr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Advantech IDK-1110WR 10.1" WSVGA LVDS Display Panel
10 - Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: panel-common.yaml#
15 - $ref: /schemas/display/lvds.yaml#
21 const: advantech,idk-1110wr
[all …]
H A Dmitsubishi,aa121td01.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/mitsubishi,aa121td01.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mitsubishi AA121TD01 12.1" WXGA LVDS Display Panel
10 - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: panel-common.yaml#
15 - $ref: /schemas/display/lvds.yaml#
24 - compatible
[all …]
H A Dinnolux,ee101ia-01d.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/innolux,ee101ia-01d.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Innolux Corporation 10.1" EE101IA-01D WXGA (1280x800) LVDS panel
10 - Heiko Stuebner <heiko.stuebner@bq.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: panel-common.yaml#
15 - $ref: /schemas/display/lvds.yaml#
21 const: innolux,ee101ia-01d
[all …]
H A Dpanel-edp-legacy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/panel/panel-edp-legacy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Legacy eDP panels from before the "edp-panel" compatible
10 - Douglas Anderson <dianders@chromium.org>
14 "edp-panel" compatible was introduced. It is kept around to support old
16 the generic "edp-panel" is if it needed to be used on an eDP controller
17 that doesn't support the generic "edp-panel" compatible, but it should be
18 a strong preference to add the generic "edp-panel" compatible instead.
[all …]
/linux/drivers/video/backlight/
H A Dtdo24m.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * tdo24m - SPI-based drivers for Toppoly TDO24M series LCD panels
44 #define CMD_NULL (-1)
55 CMD0(0x29), /* Display ON */
63 CMD0(0x28), /* Display OFF */
91 CMD1(0xd1, 0x01), /* CKV timing control on/off */
92 CMD2(0xd2, 0x14, 0x00), /* CKV 1,2 timing control */
93 CMD2(0xd3, 0x1a, 0x0f), /* OEV timing control */
94 CMD2(0xd4, 0x1f, 0xaf), /* ASW timing control (1) */
95 CMD1(0xd5, 0x14), /* ASW timing control (2) */
[all …]
/linux/Documentation/gpu/
H A Dkomeda-kms.rst1 .. SPDX-License-Identifier: GPL-2.0
4 drm/komeda Arm display driver
7 The drm/komeda driver supports the Arm display processor D71 and later products,
11 Overview of D71 like display IPs
14 From D71, Arm display IP begins to adopt a flexible and modularized
15 architecture. A display pipeline is made up of multiple individual and
23 -----
30 ------
34 for layer scaling, or connected to compositor and scale the whole display
39 -------------------
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6qdl-tx6-lcd.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT)
3 * Copyright 2017 Lothar Waßmann <LW@KARO-electronics.de>
8 display = &display;
12 compatible = "pwm-backlight";
14 pinctrl-names = "default";
15 pinctrl-0 = <&pinctrl_lcd1_pwr>;
16 enable-gpios = <&gpio2 31 GPIO_ACTIVE_HIGH>;
17 power-supply = <&reg_3v3>;
22 brightness-levels = < 0 1 2 3 4 5 6 7 8 9
33 default-brightness-level = <50>;
[all …]
H A Dimx53-tx53-x03x.dts1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT)
3 * Copyright 2013-2017 Lothar Waßmann <LW@KARO-electronics.de>
6 /dts-v1/;
7 #include "imx53-tx53.dtsi"
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/pwm/pwm.h>
13 model = "Ka-Ro electronics TX53 module (LCD)";
17 display = &display;
20 display: disp0 { label
[all …]
H A Dimx6qdl-tx6-lvds.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT)
3 * Copyright 2017 Lothar Waßmann <LW@KARO-electronics.de>
8 display = &lvds0;
14 compatible = "pwm-backlight";
16 power-supply = <&reg_lcd0_pwr>;
17 brightness-levels = < 0 1 2 3 4 5 6 7 8 9
28 default-brightness-level = <50>;
32 compatible = "pwm-backlight";
34 power-supply = <&reg_lcd1_pwr>;
35 brightness-levels = < 0 1 2 3 4 5 6 7 8 9
[all …]
H A Dimx53-tx53-x13x.dts1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT)
3 * Copyright 2013-2017 Lothar Waßmann <LW@KARO-electronics.de>
6 /dts-v1/;
7 #include "imx53-tx53.dtsi"
8 #include <dt-bindings/input/input.h>
11 model = "Ka-Ro electronics TX53 module (LVDS)";
15 display = &lvds0;
21 compatible = "pwm-backlight";
23 power-supply = <&reg_3v3>;
24 brightness-levels = <
[all …]
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource_helpers.c44 struct hubp *hubp = pipe_ctx->plane_res.hubp; in dcn32_helper_calculate_mall_bytes_for_cursor()
45 uint32_t cursor_size = hubp->curs_attr.pitch * hubp->curs_attr.height; in dcn32_helper_calculate_mall_bytes_for_cursor()
48 switch (pipe_ctx->stream->cursor_attributes.color_format) { in dcn32_helper_calculate_mall_bytes_for_cursor()
67 if (pipe_ctx->stream->cursor_position.enable && (ignore_cursor_buf || in dcn32_helper_calculate_mall_bytes_for_cursor()
72 cursor_mall_size_bytes = ((cursor_size + DCN3_2_MALL_MBLK_SIZE_BYTES - 1) / in dcn32_helper_calculate_mall_bytes_for_cursor()
94 if (context->bw_ctx.bw.dcn.mall_subvp_size_bytes > 0) { in dcn32_helper_calculate_num_ways_for_subvp()
95 if (dc->debug.force_subvp_num_ways) { in dcn32_helper_calculate_num_ways_for_subvp()
96 return dc->debug.force_subvp_num_ways; in dcn32_helper_calculate_num_ways_for_subvp()
97 } else if (dc->res_pool->funcs->calculate_mall_ways_from_bytes) { in dcn32_helper_calculate_num_ways_for_subvp()
98 …return dc->res_pool->funcs->calculate_mall_ways_from_bytes(dc, context->bw_ctx.bw.dcn.mall_subvp_s… in dcn32_helper_calculate_num_ways_for_subvp()
[all …]
/linux/drivers/gpu/drm/tests/
H A Ddrm_kunit_edid.h1 /* SPDX-License-Identifier: GPL-2.0 */
7 * edid-decode (hex):
18 * ----------------
26 * Basic Display Parameters & Features:
27 * Digital display
31 * RGB color display
32 * First detailed timing is the preferred timing
40 * Detailed Timing Descriptors:
44 * Display Product Name: 'Test EDID'
45 * Display Range Limits:
[all …]
/linux/Documentation/fb/
H A Dmodedb.rst9 - one routine to probe for video modes, which can be used by all frame buffer
11 - one generic video mode database with a fair amount of standard videomodes
13 - the possibility to supply your own mode database for graphics hardware that
14 needs non-standard modes, like amifb and Mac frame buffer drivers (which
23 <xres>x<yres>[M][R][-<bpp>][@<refresh>][i][m][eDd]
24 <name>[-<bpp>][@<refresh>]
31 - NSTC: 480i output, with the CCIR System-M TV mode and NTSC color encoding
32 - NTSC-J: 480i output, with the CCIR System-M TV mode, the NTSC color
34 - PAL: 576i output, with the CCIR System-B TV mode and PAL color encoding
35 - PAL-M: 480i output, with the CCIR System-M TV mode and PAL color encoding
[all …]
/linux/include/video/
H A Dvideomode.h1 /* SPDX-License-Identifier: GPL-2.0-only */
31 enum display_flags flags; /* display flags */
35 * videomode_from_timing - convert display timing to videomode
46 * videomode_from_timings - convert one display timings entry to videomode
47 * @disp: structure with all possible timing entries
49 * @index: index into the list of display timings in devicetree
H A Ds1d13xxxfb.h4 * (c) 2005 Thibaut VARENE <varenet@parisc-linux.org>
40 #define S1DREG_SDRAM_TC0 0x002A /* SDRAM Timing Control Register 0 */
41 #define S1DREG_SDRAM_TC1 0x002B /* SDRAM Timing Control Register 1 */
44 #define S1DREG_LCD_DISP_HWIDTH 0x0032 /* LCD Horizontal Display Width Register: ((val)+1)*8)=pix/l…
45 #define S1DREG_LCD_NDISP_HPER 0x0034 /* LCD Horizontal Non-Display Period Register: ((val)+1)*8)=N…
48 #define S1DREG_LCD_DISP_VHEIGHT0 0x0038 /* LCD Vertical Display Height Register 0 */
49 #define S1DREG_LCD_DISP_VHEIGHT1 0x0039 /* LCD Vertical Display Height Register 1 */
50 #define S1DREG_LCD_NDISP_VPER 0x003A /* LCD Vertical Non-Display Period Register: (val)+1=NDlines …
53 #define S1DREG_LCD_DISP_MODE 0x0040 /* LCD Display Mode Register */
55 #define S1DREG_LCD_DISP_START0 0x0042 /* LCD Display Start Address Register 0 */
[all …]
/linux/Documentation/devicetree/bindings/display/tilcdc/
H A Dpanel.txt1 Device-Tree bindings for tilcdc DRM generic panel output driver
4 - compatible: value should be "ti,tilcdc,panel".
5 - panel-info: configuration info to configure LCDC correctly for the panel
6 - ac-bias: AC Bias Pin Frequency
7 - ac-bias-intrpt: AC Bias Pin Transitions per Interrupt
8 - dma-burst-sz: DMA burst size
9 - bpp: Bits per pixel
10 - fdd: FIFO DMA Request Delay
11 - sync-edge: Horizontal and Vertical Sync Edge: 0=rising 1=falling
12 - sync-ctrl: Horizontal and Vertical Sync: Control: 0=ignore
[all …]
/linux/drivers/video/
H A Dof_display_timing.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * OF helpers for parsing display timings
16 * parse_timing_property - parse timing_entry from device_node
34 return -EINVAL; in parse_timing_property()
39 ret = of_property_read_u32(np, name, &result->typ); in parse_timing_property()
40 result->min = result->typ; in parse_timing_property()
41 result->max = result->typ; in parse_timing_property()
43 ret = of_property_read_u32_array(np, name, &result->min, cells); in parse_timing_property()
45 pr_err("%pOF: illegal timing specification in %s\n", np, name); in parse_timing_property()
46 return -EINVAL; in parse_timing_property()
[all …]
/linux/drivers/video/fbdev/via/
H A Dhw.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
4 * Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
8 #include <linux/via-core.h>
108 [1] vertical display end (bit 8)
113 [6] vertical display end (bit 9)
115 {VIACR, CR08, 0xFF, 0x00}, /* [0-4] preset row scan
116 [5-6] byte panning */
117 {VIACR, CR09, 0xDF, 0x40}, /* [0-4] max scan line
121 {VIACR, CR0A, 0xFF, 0x1E}, /* [0-4] cursor start
[all …]
/linux/Documentation/devicetree/bindings/display/
H A Dcirrus,clps711x-fb.txt4 - compatible: Shall contain "cirrus,ep7209-fb".
5 - reg : Physical base address and length of the controller's registers +
7 - clocks : phandle + clock specifier pair of the FB reference clock.
8 - display : phandle to a display node as described in
9 Documentation/devicetree/bindings/display/panel/display-timing.txt.
10 Additionally, the display node has to define properties:
11 - bits-per-pixel: Bits per pixel.
12 - ac-prescale : LCD AC bias frequency. This frequency is the required
14 - cmap-invert : Invert the color levels (Optional).
17 - lcd-supply: Regulator for LCD supply voltage.
[all …]
H A Drepaper.txt1 Pervasive Displays RePaper branded e-ink displays
4 - compatible: "pervasive,e1144cs021" for 1.44" display
5 "pervasive,e1190cs021" for 1.9" display
6 "pervasive,e2200cs021" for 2.0" display
7 "pervasive,e2271cs021" for 2.7" display
9 - panel-on-gpios: Timing controller power control
10 - discharge-gpios: Discharge control
11 - reset-gpios: RESET pin
12 - busy-gpios: BUSY pin
15 - border-gpios: Border control
[all …]
H A Dsm501fb.txt7 - compatible : should be "smi,sm501".
8 - reg : contain two entries:
9 - First entry: System Configuration register
10 - Second entry: IO space (Display Controller register)
11 - interrupts : SMI interrupt to the cpu should be described here.
14 - mode : select a video mode:
15 <xres>x<yres>[-<bpp>][@<refresh>]
16 - edid : verbatim EDID data block describing attached display.
17 Data from the detailed timing descriptor will be used to
18 program the display controller.
[all …]
/linux/Documentation/devicetree/bindings/powerpc/fsl/
H A Ddiu.txt1 * Freescale Display Interface Unit
7 - compatible : should be "fsl,diu" or "fsl,mpc5121-diu".
8 - reg : should contain at least address and length of the DIU register
10 - interrupts : one DIU interrupt should be described here.
13 - edid : verbatim EDID data block describing attached display.
14 Data from the detailed timing descriptor will be used to
15 program the display controller.
18 display@2c000 {
22 interrupt-parent = <&mpic>;
26 display@2100 {
[all …]

1234567891011