Home
last modified time | relevance | path

Searched +full:cv1800 +full:- +full:clk (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dsophgo,cv1800-clk.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/clock/sophgo,cv1800-clk.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Sophgo CV1800/SG2000 Series Clock Controller
10 - Inochi Amaoto <inochiama@outlook.com>
15 - sophgo,cv1800-clk
16 - sophgo,cv1810-clk
17 - sophgo,sg2000-clk
25 "#clock-cells":
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/sophgo/
H A Dcv1800b.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
18 compatible = "sophgo,cv1800b-plic", "thead,c900-plic";
22 compatible = "sophgo,cv1800b-clint", "thead,c900-clint";
25 &clk {
26 compatible = "sophgo,cv1800-clk";
H A Dcv18xx.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 #include <dt-bindings/clock/sophgo,cv1800.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
16 #address-cells = <1>;
17 #size-cells = <0>;
18 timebase-frequency = <25000000>;
24 d-cache-block-size = <64>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dsophgo,cv1800b-saradc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/sophgo,cv1800b-saradc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Thomas Bonnefille <thomas.bonnefille@bootlin.com>
15 Datasheet at https://github.com/sophgo/sophgo-doc/releases
19 const: sophgo,cv1800b-saradc
30 '#address-cells':
33 '#size-cells':
37 "^channel@[0-2]$":
[all …]