| /linux/drivers/net/ethernet/ti/ |
| H A D | cpsw_switchdev.c | 15 #include "cpsw.h" 29 struct cpsw_common *cpsw = priv->cpsw; in cpsw_port_stp_state_set() local 51 ret = cpsw_ale_control_set(cpsw->ale, priv->emac_port, in cpsw_port_stp_state_set() 62 struct cpsw_common *cpsw = priv->cpsw; in cpsw_port_attr_br_flags_set() local 73 cpsw_ale_set_unreg_mcast(cpsw->ale, BIT(priv->emac_port), in cpsw_port_attr_br_flags_set() 121 struct cpsw_common *cpsw = priv->cpsw; in cpsw_get_pvid() local 128 if (cpsw->version == CPSW_VERSION_1) in cpsw_get_pvid() 130 pvid = slave_read(cpsw->slaves + (priv->emac_port - 1), reg); in cpsw_get_pvid() 132 port_vlan_reg = &cpsw->host_port_regs->port_vlan; in cpsw_get_pvid() 143 struct cpsw_common *cpsw = priv->cpsw; in cpsw_set_pvid() local [all …]
|
| H A D | am65-cpsw-switchdev.c | 14 #include "am65-cpsw-nuss.h" 15 #include "am65-cpsw-switchdev.h" 27 struct am65_cpsw_common *cpsw = port->common; in am65_cpsw_port_stp_state_set() local 49 ret = cpsw_ale_control_set(cpsw->ale, port->port_id, in am65_cpsw_port_stp_state_set() 60 struct am65_cpsw_common *cpsw = port->common; in am65_cpsw_port_attr_br_flags_set() local 71 cpsw_ale_set_unreg_mcast(cpsw->ale, BIT(port->port_id), in am65_cpsw_port_attr_br_flags_set() 119 struct am65_cpsw_common *cpsw = port->common; in am65_cpsw_get_pvid() local 120 struct am65_cpsw_host *host_p = am65_common_get_host(cpsw); in am65_cpsw_get_pvid() 135 struct am65_cpsw_common *cpsw = port->common; in am65_cpsw_set_pvid() local 136 struct am65_cpsw_host *host_p = am65_common_get_host(cpsw); in am65_cpsw_set_pvid() [all …]
|
| H A D | cpsw-phy-sel.c | 16 #include "cpsw.h" 165 node = of_parse_phandle(dev->of_node, "cpsw-phy-sel", 0); in cpsw_phy_sel() 167 node = of_get_child_by_name(dev->of_node, "cpsw-phy-sel"); in cpsw_phy_sel() 192 .compatible = "ti,am3352-cpsw-phy-sel", 196 .compatible = "ti,dra7xx-cpsw-phy-sel", 200 .compatible = "ti,am43xx-cpsw-phy-sel", 217 dev_err(&pdev->dev, "unable to alloc memory for cpsw phy sel\n"); in cpsw_phy_sel_probe() 238 .name = "cpsw-phy-sel",
|
| H A D | am65-cpsw-switchdev.h | 16 int am65_cpsw_switchdev_register_notifiers(struct am65_cpsw_common *cpsw); 17 void am65_cpsw_switchdev_unregister_notifiers(struct am65_cpsw_common *cpsw); 19 static inline int am65_cpsw_switchdev_register_notifiers(struct am65_cpsw_common *cpsw) in am65_cpsw_switchdev_register_notifiers() argument 24 static inline void am65_cpsw_switchdev_unregister_notifiers(struct am65_cpsw_common *cpsw) in am65_cpsw_switchdev_unregister_notifiers() argument
|
| H A D | am65-cpsw-nuss.c | 40 #include "am65-cpsw-nuss.h" 41 #include "am65-cpsw-switchdev.h" 293 "initializing am65 cpsw nuss version 0x%08X, cpsw version 0x%08X Ports: %u quirks:%08x\n", in am65_cpsw_nuss_get_ver() 1052 /* VLAN aware CPSW mode is incompatible with some DSA tagging schemes. in am65_cpsw_nuss_ndo_slave_open() 2679 /* CPSW controllers supported by this driver have a fixed in am65_cpsw_nuss_init_slave_ports() 3008 static int am65_cpsw_register_notifiers(struct am65_cpsw_common *cpsw) in am65_cpsw_register_notifiers() argument 3012 if (AM65_CPSW_IS_CPSW2G(cpsw) || in am65_cpsw_register_notifiers() 3016 cpsw->am65_cpsw_netdevice_nb.notifier_call = &am65_cpsw_netdevice_event; in am65_cpsw_register_notifiers() 3017 ret = register_netdevice_notifier(&cpsw->am65_cpsw_netdevice_nb); in am65_cpsw_register_notifiers() 3019 dev_err(cpsw->dev, "can't register netdevice notifier\n"); in am65_cpsw_register_notifiers() [all …]
|
| H A D | cpsw_switchdev.h | 12 int cpsw_switchdev_register_notifiers(struct cpsw_common *cpsw); 13 void cpsw_switchdev_unregister_notifiers(struct cpsw_common *cpsw);
|
| H A D | cpsw-common.c | 9 #include "cpsw.h" 93 MODULE_DESCRIPTION("TI CPSW Switch common module");
|
| H A D | am65-cpsw-nuss.h | 18 #include "am65-cpsw-qos.h" 219 #define AM65_CPSW_DRV_NAME "am65-cpsw-nuss"
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | ti,cpsw-switch.yaml | 4 $id: http://devicetree.org/schemas/net/ti,cpsw-switch.yaml# 7 title: TI SoC Ethernet Switch Controller (CPSW) 24 - const: ti,cpsw-switch 26 - const: ti,am335x-cpsw-switch 27 - const: ti,cpsw-switch 29 - const: ti,am4372-cpsw-switch 30 - const: ti,cpsw-switch 32 - const: ti,dra7-cpsw-switch 33 - const: ti,cpsw-switch 38 The physical base address and size of full the CPSW module IO range [all …]
|
| H A D | cpsw.txt | 6 "ti,cpsw" for backward compatible 7 "ti,am335x-cpsw" for AM335x controllers 8 "ti,am4372-cpsw" for AM437x controllers 9 "ti,dra7-cpsw" for DRA7x controllers 10 - reg : physical base address and size of the cpsw 22 - cpsw-phy-sel : Specifies the phandle to the CPSW phy mode selection 23 device. See also cpsw-phy-sel.txt for its binding. 24 Note that in legacy cases cpsw-phy-sel may be 34 required to be driven so that cpsw data lines 37 driven low so that cpsw slave 0 and phy data [all …]
|
| H A D | cpsw-phy-sel.txt | 1 TI CPSW Phy mode Selection Device Tree Bindings (DEPRECATED) 5 - compatible : Should be "ti,am3352-cpsw-phy-sel" for am335x platform and 6 "ti,dra7xx-cpsw-phy-sel" for dra7xx platform 7 "ti,am43xx-cpsw-phy-sel" for am43xx platform 8 - reg : physical base address and size of the cpsw 18 phy_sel: cpsw-phy-sel@44e10650 { 19 compatible = "ti,am3352-cpsw-phy-sel"; 25 phy_sel: cpsw-phy-sel@44e10650 { 26 compatible = "ti,am3352-cpsw-phy-sel";
|
| H A D | ti,k3-am654-cpsw-nuss.yaml | 4 $id: http://devicetree.org/schemas/net/ti,k3-am654-cpsw-nuss.yaml# 57 - ti,am642-cpsw-nuss 58 - ti,am654-cpsw-nuss 60 - ti,j721e-cpsw-nuss 127 description: CPSW port number 132 - description: CPSW MAC's PHY. 176 CPSW MDIO bus. 182 CPSW Common Platform Time Sync (CPTS) module. 251 compatible = "ti,am654-cpsw-nuss"; 293 compatible = "ti,cpsw-mdio","ti,davinci_mdio";
|
| /linux/Documentation/devicetree/bindings/phy/ |
| H A D | ti,phy-gmii-sel.yaml | 8 title: CPSW Port's Interface Mode Selection PHY 22 | CPSW | | +---------+ | 41 CPSW Port's Interface Mode Selection PHY describes MII interface mode between 42 CPSW Port and Ethernet PHY which depends on Eth PHY and board configuration. 44 CPSW Port's Interface Mode Selection PHY device should defined as child device 45 of SCM node (scm_conf) and can be attached to each CPSW port node using standard 96 description: CPSW port number (starting from 1) 153 - CPSW port number (starting from 1)
|
| /linux/Documentation/networking/devlink/ |
| H A D | am65-nuss-cpsw-switch.rst | 4 am65-cpsw-nuss devlink support 7 This document describes the devlink features implemented by the ``am65-cpsw-nuss`` 13 The ``am65-cpsw-nuss`` driver implements the following driver-specific
|
| H A D | ti-cpsw-switch.rst | 4 ti-cpsw-switch devlink support 7 This document describes the devlink features implemented by the ``ti-cpsw-switch`` 13 The ``ti-cpsw-switch`` driver implements the following driver-specific
|
| /linux/arch/arm/boot/dts/ti/omap/ |
| H A D | am335x-sancloud-bbe-common.dtsi | 7 cpsw_default: cpsw-default-pins { 25 cpsw_sleep: cpsw-sleep-pins {
|
| H A D | am335x-chiliboard.dts | 46 cpsw_default: cpsw-default-pins { 60 cpsw_sleep: cpsw-sleep-pins {
|
| H A D | am335x-bonegreen-eco.dts | 130 cpsw_b_default: cpsw-b-default-pins { 147 cpsw_b_sleep: cpsw-b-sleep-pins {
|
| H A D | am335x-icev2.dts | 202 cpsw_default: cpsw-default-pins { 225 cpsw_sleep: cpsw-sleep-pins { 471 /* ETH1 mux: Low for MII-PRU, high for RMII-CPSW */
|
| H A D | am335x-moxa-uc-2101.dts | 31 cpsw_default: cpsw-default-pins {
|
| H A D | am335x-lxm.dts | 62 cpsw_default: cpsw-default-pins { 88 cpsw_sleep: cpsw-sleep-pins {
|
| H A D | am335x-bone-common.dtsi | 105 cpsw_default: cpsw-default-pins { 124 cpsw_sleep: cpsw-sleep-pins {
|
| /linux/drivers/phy/ti/ |
| H A D | Kconfig | 112 This driver supports configuring of the TI CPSW Port mode depending on 113 the Ethernet PHY connected to the CPSW Port.
|
| H A D | phy-gmii-sel.c | 3 * Texas Instruments CPSW Port's PHY Interface Mode selection Driver 7 * Based on cpsw-phy-sel.c driver created by Mugunthan V N <mugunthanvnm@ti.com> 573 MODULE_DESCRIPTION("TI CPSW Port's PHY Interface Mode selection Driver");
|
| /linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-j721s2-evm-gesi-exp-board.dtso | 25 main_cpsw_mdio_default_pins: main-cpsw-mdio-default-pins {
|