Searched full:cheri (Results 1 – 10 of 10) sorted by relevance
20 # The effect is even more pronounced on CHERI-RISCV QEMU (emulating CHERI inside23 # were spent running jot -b. It's even worse on CHERI-MIPS QEMU: 187 seconds
16 (CHERI) ISA.
65 On CHERI systems,409 With the arrival of CHERI architectures, this is no longer the case.417 Compilers for CHERI targets do not define
9 * Laboratory as part of the CHERI for Hypervisors and Operating Systems
13 * Laboratory as part of the CHERI for Hypervisors and Operating Systems
36 # Note: While this is fine on x86, it does break when running with CHERI.
332 title = {The CHERI Capability Model: Revisiting RISC in an Age of Risk},348 title = {The CHERI Capability Model: Revisiting RISC in an Age of Risk},
166 * On non-CHERI systems, define __(u)intcap_t to __(u)intptr_t so that
37 * dd if=cheri.core.rbf of=/dev/fpga_partial0 bs=512k