Home
last modified time | relevance | path

Searched +full:64 +full:mib (Results 1 – 25 of 216) sorted by relevance

123456789

/linux/drivers/mtd/nand/raw/
H A Dnand_ids.c18 * name, device ID, page size, chip size in MiB, eraseblock size, options
31 SZ_2K, SZ_128, SZ_128K, 0, 8, 64, NAND_ECC_INFO(1, SZ_512), },
44 {"TC58NVG6D2 64G 3.3V 8-bit",
47 {"SDTNQGAMA 64G 3.3V 8-bit",
50 {"SDTNRGAMA 64G 3.3V 8-bit",
53 {"H27UCG8T2ATR-BC 64G 3.3V 8-bit",
57 {"H27UCG8T2ETR-BC 64G 3.3V 8-bit",
68 LEGACY_ID_NAND("NAND 4MiB 5V 8-bit", 0x6B, 4, SZ_8K, SP_OPTIONS),
69 LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit", 0xE3, 4, SZ_8K, SP_OPTIONS),
70 LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit", 0xE5, 4, SZ_8K, SP_OPTIONS),
[all …]
H A Dsm_common.c129 LEGACY_ID_NAND("SmartMedia 2MiB 3,3V ROM", 0x5d, 2, SZ_8K, NAND_ROM),
130 LEGACY_ID_NAND("SmartMedia 4MiB 3,3V", 0xe3, 4, SZ_8K, 0),
131 LEGACY_ID_NAND("SmartMedia 4MiB 3,3/5V", 0xe5, 4, SZ_8K, 0),
132 LEGACY_ID_NAND("SmartMedia 4MiB 5V", 0x6b, 4, SZ_8K, 0),
133 LEGACY_ID_NAND("SmartMedia 4MiB 3,3V ROM", 0xd5, 4, SZ_8K, NAND_ROM),
134 LEGACY_ID_NAND("SmartMedia 8MiB 3,3V", 0xe6, 8, SZ_8K, 0),
135 LEGACY_ID_NAND("SmartMedia 8MiB 3,3V ROM", 0xd6, 8, SZ_8K, NAND_ROM),
136 LEGACY_ID_NAND("SmartMedia 16MiB 3,3V", 0x73, 16, SZ_16K, 0),
137 LEGACY_ID_NAND("SmartMedia 16MiB 3,3V ROM", 0x57, 16, SZ_16K, NAND_ROM),
138 LEGACY_ID_NAND("SmartMedia 32MiB 3,3V", 0x75, 32, SZ_16K, 0),
[all …]
/linux/Documentation/filesystems/ext4/
H A Dblocks.rst7 sectors between 1KiB and 64KiB, and the number of sectors must be an
11 page size (i.e. 64KiB blocks on a i386 which only has 4KiB memory
12 pages). By default a filesystem can contain 2^32 blocks; if the '64bit'
13 feature is enabled, then a filesystem can have 2^64 blocks. The location
27 - 64KiB
54 - 8MiB
55 - 32MiB
56 - 128MiB
79 For 64-bit filesystems, limits are as follows:
89 - 64KiB
[all …]
/linux/drivers/mtd/
H A Dssfdc.c27 the 128MiB) */
42 #define MiB(x) ( KiB(x) * 1024L ) macro
45 1MiB 2MiB 4MiB 8MiB 16MiB 32MiB 64MiB 128MiB
49 SumSector 2,000 4,000 8,000 16,000 32,000 64,000 128,000 256,000
62 { MiB( 1), 125, 4, 4 },
63 { MiB( 2), 125, 4, 8 },
64 { MiB( 4), 250, 4, 8 },
65 { MiB( 8), 250, 4, 16 },
66 { MiB( 16), 500, 4, 16 },
67 { MiB( 32), 500, 8, 16 },
[all …]
/linux/tools/perf/pmu-events/arch/x86/amdzen4/
H A Drecommended.json236 "ScaleUnit": "6.103515625e-5MiB"
244 "ScaleUnit": "6.103515625e-5MiB"
252 "ScaleUnit": "6.103515625e-5MiB"
260 "ScaleUnit": "6.103515625e-5MiB"
268 "ScaleUnit": "6.103515625e-5MiB"
276 "ScaleUnit": "6.103515625e-5MiB"
284 "ScaleUnit": "6.103515625e-5MiB"
292 "ScaleUnit": "6.103515625e-5MiB"
300 "ScaleUnit": "3.0517578125e-5MiB"
308 "ScaleUnit": "6.103515625e-5MiB"
[all …]
/linux/drivers/soc/atmel/
H A Dsoc.c96 "sam9x60 64MiB DDR2 SiP", "sam9x60"),
99 "sam9x60 128MiB DDR2 SiP", "sam9x60"),
102 "sam9x60 8MiB SDRAM SiP", "sam9x60"),
119 "sam9x75 64MB DDR2 SiP", "sam9x7"),
136 "sama5d225c 16MiB SiP", "sama5d2"),
157 "sama5d27c 128MiB SiP", "sama5d2"),
160 "sama5d27c 64MiB SiP", "sama5d2"),
163 "sama5d27c 128MiB LPDDR2 SiP", "sama5d2"),
166 "sama5d27c 256MiB LPDDR2 SiP", "sama5d2"),
175 "sama5d28c 128MiB SiP", "sama5d2"),
[all …]
/linux/drivers/net/ethernet/broadcom/
H A Db44.h160 #define EMAC_INT_MIB 0x00000002 /* MIB Interrupt */
184 #define B44_MIB_CTRL 0x0438UL /* EMAC MIB Control */
186 #define B44_TX_GOOD_O 0x0500UL /* MIB TX Good Octets */
187 #define B44_TX_GOOD_P 0x0504UL /* MIB TX Good Packets */
188 #define B44_TX_O 0x0508UL /* MIB TX Octets */
189 #define B44_TX_P 0x050CUL /* MIB TX Packets */
190 #define B44_TX_BCAST 0x0510UL /* MIB TX Broadcast Packets */
191 #define B44_TX_MCAST 0x0514UL /* MIB TX Multicast Packets */
192 #define B44_TX_64 0x0518UL /* MIB TX <= 64 byte Packets */
193 #define B44_TX_65_127 0x051CUL /* MIB TX 65 to 127 byte Packets */
[all …]
H A Dbcm63xx_enet.h16 #define BCMENET_DEF_RX_DESC 64
36 * MIB Counters register definitions
89 * SW MIB Counters register definitions
310 struct bcm_enet_mib_counters mib; member
312 /* after mib interrupt, mib registers update is done in this
316 /* lock mib update between userspace request and workqueue */
/linux/drivers/mtd/maps/
H A Dck804xrom.c30 #define ROM_PROBE_STEP_SIZE (64*1024)
56 * 4MiB lower in the address space than the data.
62 * The bits are 6 and 7. If both bits are set, it is a 5MiB window.
63 * If only the 7 Bit is set, it is a 4MiB window. Otherwise, a
64 * 64KiB window.
71 * If all bits are enabled, we have a 16? MiB window
132 * set up by the BIOS, and the 4MiB offset for the lock registers in ck804xrom_init_one()
133 * requires the full 5MiB of window space. in ck804xrom_init_one()
145 window->phys = 0xffb00000; /* 5MiB */ in ck804xrom_init_one()
147 window->phys = 0xffc00000; /* 4MiB */ in ck804xrom_init_one()
[all …]
H A Dscb2_flash.c17 * * a 4 MiB (32 Mib) 16 bit chip
18 * * a 1 MiB memory region
23 * the chip MUST BE at least 2 MiB. This also means that every block is
26 * One can only hope that these 4MiB x16 chips were a lot cheaper than 1MiB x8
34 * another separate (*.bbo) binary file. The 10 files are 64k of data + a
35 * small header. If the headers are stripped off, the 10 64k files can be
42 * offset 0xf0000 ty 0xfffff (64k): Boot Block region
H A Damd76xrom.c29 #define ROM_PROBE_STEP_SIZE (64*1024) /* 64KiB */
50 * 4MiB lower in the address space than the data.
56 * The bits are 6 and 7. If both bits are set, it is a 5MiB window.
57 * If only the 7 Bit is set, it is a 4MiB window. Otherwise, a
58 * 64KiB window.
117 * set up by the BIOS, and the 4MiB offset for the lock registers in amd76xrom_init_one()
118 * requires the full 5MiB of window space. in amd76xrom_init_one()
129 window->phys = 0xffb00000; /* 5MiB */ in amd76xrom_init_one()
132 window->phys = 0xffc00000; /* 4MiB */ in amd76xrom_init_one()
135 window->phys = 0xffff0000; /* 64KiB */ in amd76xrom_init_one()
/linux/drivers/gpu/drm/imagination/
H A Dpvr_rogue_heap_config.h22 * Base addresses have to be a multiple of 4MiB.
33 /* 0 MiB to 4 MiB, size of 4 MiB : RESERVED */
36 /* 4 MiB to 512 GiB, size of 512 GiB less 4 MiB : RESERVED **/
46 /* 640 GiB to 704 GiB, size of 64 GiB : FREE */
65 /* 876 GiB to 880 GiB, size of 256 MiB (reserved 4GiB) : BRN **/
69 * address will avoid aliasing PB addresses. Start at 879.75GiB. Size of 256MiB.
101 /* 968 GiB to 969 GiB, size of 2 MiB : VISTEST_HEAP */
/linux/arch/arm/boot/compressed/
H A Dhead-sharpsl.S66 /* Check for 64MiB flash - if found we have a Shepherd */
69 cmp r3, #0x76 @ 64MiB flash
77 /* Check for 16MiB flash - if found we have Spitz */
80 cmp r3, #0x73 @ 16MiB flash
/linux/Documentation/networking/
H A Dsmc-sysctl.rst23 Default: 64K
49 only allowed 512KiB for SMC-R and 1MiB for SMC-D.
51 Default: 64KiB
57 only allowed 512KiB for SMC-R and 1MiB for SMC-D.
59 Default: 64KiB
/linux/tools/testing/selftests/damon/
H A Ddamos_quota.py10 # access two 10 MiB memory regions, 2 second per each
14 # Set quota up to 1 MiB per 100 ms
15 sz_quota = 1024 * 1024 # 1 MiB
24 nr_accesses=[5, 20], age=[2, 2**64 - 1]),
H A Ddamos_apply_interval.py10 # access two 10 MiB memory regions, 2 second per each
14 # Set quota up to 1 MiB per 100 ms
23 nr_accesses=[5, 20], age=[2, 2**64 - 1]),
30 nr_accesses=[5, 20], age=[2, 2**64 - 1]),
/linux/arch/powerpc/boot/
H A Dwii-head.S62 li 8, 0x01ff /* first 16MiB */
70 ori 8, 8, 0x3ff /* 32MiB */
76 lis 8, 0x0100 /* next 8MiB */
77 ori 8, 8, 0x00ff /* 8MiB */
86 ori 8, 8, 0x07ff /* 64MiB */
/linux/Documentation/admin-guide/blockdev/
H A Dzoned_loop.rst74 capacity_mb Device total capacity in MiB. This is always rounded up to
76 Default: 16384 MiB (16 GiB).
77 zone_size_mb Device zone size in MiB. Default: 256 MiB.
92 Default: 64
119 The following sequence of commands creates a 2GB zoned device with zones of 64
124 $ echo "add capacity_mb=2048,zone_size_mb=64,zone_capacity=63MB" > /dev/zloop-control
147 zloop0 host-managed 64M 32 0 0 1M 4K
/linux/include/net/
H A Dudp.h470 #if BITS_PER_LONG == 64 in udp_skb_scratch()
487 #if BITS_PER_LONG == 64 in udp_skb_is_linear()
530 if (is_udplite) SNMP_INC_STATS((net)->mib.udplite_statistics, field); \
531 else SNMP_INC_STATS((net)->mib.udp_statistics, field); } while(0)
533 if (is_udplite) __SNMP_INC_STATS((net)->mib.udplite_statistics, field); \
534 else __SNMP_INC_STATS((net)->mib.udp_statistics, field); } while(0)
537 if (is_udplite) __SNMP_INC_STATS((net)->mib.udplite_stats_in6, field);\
538 else __SNMP_INC_STATS((net)->mib.udp_stats_in6, field); \
541 if (__lite) SNMP_INC_STATS((net)->mib.udplite_stats_in6, field); \
542 else SNMP_INC_STATS((net)->mib
[all...]
/linux/Documentation/virt/
H A Dne_overview.rst47 be aligned 2 MiB / 1 GiB physically contiguous memory regions (or multiple of
48 this size e.g. 8 MiB). The memory can be allocated e.g. by using hugetlbfs from
50 64 MiB. The enclave memory and CPUs need to be from the same NUMA node.
82 The enclave image (EIF) is loaded in the enclave memory at offset 8 MiB. The
/linux/Documentation/admin-guide/
H A Dldm.rst13 1MiB journalled database at the end of the physical disk. The size of
39 Below we have a 50MiB disk, divided into seven partitions.
43 The missing 1MiB at the end of the disk is where the LDM database is
47 |Device || Offset Bytes | Sectors | MiB || Size Bytes | Sectors | MiB|
71 hda: 102400 sectors w/32KiB Cache, CHS=50/64/32
/linux/Documentation/devicetree/bindings/pci/
H A Dv3,v360epc-pci.yaml36 4MB, 8MB, 16MB, 32MB, 64MB, 128MB, 256MB, 512MB, 1GB or 2GB in size. The
72 ranges = <0x01000000 0 0x00000000 0x60000000 0 0x01000000>, /* 16 MiB @ LB 60000000 */
73 … <0x02000000 0 0x40000000 0x40000000 0 0x10000000>, /* 256 MiB @ LB 40000000 1:1 */
74 … <0x42000000 0 0x50000000 0x50000000 0 0x10000000>; /* 256 MiB @ LB 50000000 1:1 */
/linux/drivers/net/ethernet/broadcom/genet/
H A Dbcmgenet.c102 * the platform is explicitly configured for 64-bits/LPAE. in dmadesc_set_addr()
1086 STAT_GENET_MIB_RX("rx_64_octets", mib.rx.pkt_cnt.cnt_64),
1087 STAT_GENET_MIB_RX("rx_65_127_oct", mib.rx.pkt_cnt.cnt_127),
1088 STAT_GENET_MIB_RX("rx_128_255_oct", mib.rx.pkt_cnt.cnt_255),
1089 STAT_GENET_MIB_RX("rx_256_511_oct", mib.rx.pkt_cnt.cnt_511),
1090 STAT_GENET_MIB_RX("rx_512_1023_oct", mib.rx.pkt_cnt.cnt_1023),
1091 STAT_GENET_MIB_RX("rx_1024_1518_oct", mib.rx.pkt_cnt.cnt_1518),
1092 STAT_GENET_MIB_RX("rx_vlan_1519_1522_oct", mib.rx.pkt_cnt.cnt_mgv),
1093 STAT_GENET_MIB_RX("rx_1522_2047_oct", mib.rx.pkt_cnt.cnt_2047),
1094 STAT_GENET_MIB_RX("rx_2048_4095_oct", mib.rx.pkt_cnt.cnt_4095),
[all …]
/linux/drivers/net/ethernet/aquantia/atlantic/macsec/
H A Dmacsec_struct.h22 * will match successfully. The total data is 64 bit, i.e. 16 nibbles
62 /*! The 64 bit SCI field in the SecTAG. */
83 * can be anything from the first 64 bytes of the MAC packets.
93 * can be anything from the first 64 bytes of the MAC packets.
103 * can be anything from the first 64 bytes of the MAC packets.
113 * can be anything from the first 64 bytes of the MAC packets.
259 * unchanged. MIB counter (OutPktsUntagged) will be updated.
330 * value will match successfully. The total data is 64 bit, i.e.
354 /*! The 64 bit SCI field used to compare with extracted value.
606 * can be anything from the first 64 bytes of the MAC packets.
[all …]
/linux/arch/arm/boot/dts/gemini/
H A Dgemini.dtsi315 /* 1MiB I/O space 0x50000000-0x500fffff */
317 /* 128MiB non-prefetchable memory 0x58000000-0x5fffffff */
322 /* 128MiB at 0x00000000-0x07ffffff */
324 /* 64MiB at 0x00000000-0x03ffffff */
326 /* 64MiB at 0x00000000-0x03ffffff */

123456789