Home
last modified time | relevance | path

Searched +full:400 +full:mg (Results 1 – 9 of 9) sorted by relevance

/linux/Documentation/devicetree/bindings/iio/pressure/
H A Dhoneywell,hsc030pa.yaml65 400MD, 600MD, 001BD, 1.6BD, 2.5BD, 004BD, 2.5MG, 004MG, 006MG,
66 010MG, 016MG, 025MG, 040MG, 060MG, 100MG, 160MG, 250MG, 400MG,
67 600MG, 001BG, 1.6BG, 2.5BG, 004BG, 006BG, 010BG, 100KA, 160KA,
68 250KA, 400KA, 600KA, 001GA, 160LD, 250LD, 400LD, 600LD, 001KD,
70 100KD, 160KD, 250KD, 400KD, 250LG, 400LG, 600LG, 001KG, 1.6KG,
72 160KG, 250KG, 400KG, 600KG, 001GG, 015PA, 030PA, 060PA, 100PA,
/linux/Documentation/input/devices/
H A Dcma3000_d0x.rst26 axis and supports 400, 100, 40 Hz sample frequency.
113 2: 400 Hz Measurement mode
122 2000: 2000 mg or 2G Range
123 8000: 8000 mg or 8G Range
127 X: X * 71mg (8G Range)
128 X: X * 18mg (2G Range)
133 (X & 0x0F) * 2.5 ms (FFTMR 400 Hz)
138 X: (X >> 2) * 18mg (2G Range)
139 X: (X & 0x0F) * 71 mg (8G Range)
/linux/drivers/iio/pressure/
H A Dhsc030pa.c103 [HSC400MD] = "400MD", [HSC600MD] = "600MD", [HSC001BD] = "001BD",
105 [HSC2_5MG] = "2.5MG", [HSC004MG] = "004MG", [HSC006MG] = "006MG",
106 [HSC010MG] = "010MG", [HSC016MG] = "016MG", [HSC025MG] = "025MG",
107 [HSC040MG] = "040MG", [HSC060MG] = "060MG", [HSC100MG] = "100MG",
108 [HSC160MG] = "160MG", [HSC250MG] = "250MG", [HSC400MG] = "400MG",
109 [HSC600MG] = "600MG", [HSC001BG] = "001BG", [HSC1_6BG] = "1.6BG",
112 [HSC250KA] = "250KA", [HSC400KA] = "400KA", [HSC600KA] = "600KA",
114 [HSC400LD] = "400LD", [HSC600LD] = "600LD", [HSC001KD] = "001KD",
119 [HSC400KD] = "400KD", [HSC250LG] = "250LG", [HSC400LG] = "400LG",
124 [HSC160KG] = "160KG", [HSC250KG] = "250KG", [HSC400KG] = "400KG",
[all …]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_ddi_buf_trans.c54 { .hsw = { 0x00FFFFFF, 0x0006000E, 0x0 } }, /* 0: 400 400 0 */
55 { .hsw = { 0x00E79FFF, 0x000E000C, 0x0 } }, /* 1: 400 500 2 */
56 { .hsw = { 0x00D75FFF, 0x0005000A, 0x0 } }, /* 2: 400 600 3.5 */
127 { .hsw = { 0x00FFFFFF, 0x0007000E, 0x0 } }, /* 0: 400 400 0 */
128 { .hsw = { 0x00D75FFF, 0x000E000A, 0x0 } }, /* 1: 400 600 3.5 */
129 { .hsw = { 0x00BEFFFF, 0x00140006, 0x0 } }, /* 2: 400 800 6 */
363 { .bxt = { 52, 0x9A, 0, 128, } }, /* 0: 400 0 */
364 { .bxt = { 78, 0x9A, 0, 85, } }, /* 1: 400 3.5 */
365 { .bxt = { 104, 0x9A, 0, 64, } }, /* 2: 400 6 */
366 { .bxt = { 154, 0x9A, 0, 43, } }, /* 3: 400 9.5 */
[all …]
H A Dintel_ddi.c1262 CRI_TXDEEMPH_OVERRIDE_17_12(trans->entries[level].mg.cri_txdeemph_override_17_12)); in icl_mg_phy_set_signal_levels()
1268 CRI_TXDEEMPH_OVERRIDE_17_12(trans->entries[level].mg.cri_txdeemph_override_17_12)); in icl_mg_phy_set_signal_levels()
1280 CRI_TXDEEMPH_OVERRIDE_11_6(trans->entries[level].mg.cri_txdeemph_override_11_6) | in icl_mg_phy_set_signal_levels()
1281 CRI_TXDEEMPH_OVERRIDE_5_0(trans->entries[level].mg.cri_txdeemph_override_5_0) | in icl_mg_phy_set_signal_levels()
1289 CRI_TXDEEMPH_OVERRIDE_11_6(trans->entries[level].mg.cri_txdeemph_override_11_6) | in icl_mg_phy_set_signal_levels()
1290 CRI_TXDEEMPH_OVERRIDE_5_0(trans->entries[level].mg.cri_txdeemph_override_5_0) | in icl_mg_phy_set_signal_levels()
1298 * In case of Legacy mode on MG PHY, both TX1 and TX2 enabled so use the in icl_mg_phy_set_signal_levels()
1739 * "For DDIC and DDID, program DDI_CLK_SEL to map the MG clock to the port. in jsl_ddi_tc_enable_clock()
1740 * MG does not exist, but the programming is required to ungate DDIC and DDID." in jsl_ddi_tc_enable_clock()
3221 usleep_range(200, 400); in trans_port_sync_stop_link_train()
H A Dintel_dpll_mgr.c795 #define REF_MAX 400
4110 /* FIXME split combo vs. mg more thoroughly */ in icl_compare_hw_state()
4152 { .name = "MG PLL 1", .funcs = &mg_pll_funcs, .id = DPLL_ID_ICL_MGPLL1, },
4153 { .name = "MG PLL 2", .funcs = &mg_pll_funcs, .id = DPLL_ID_ICL_MGPLL2, },
4154 { .name = "MG PLL 3", .funcs = &mg_pll_funcs, .id = DPLL_ID_ICL_MGPLL3, },
4155 { .name = "MG PLL 4", .funcs = &mg_pll_funcs, .id = DPLL_ID_ICL_MGPLL4, },
4700 /* TC ports have both MG/TC and TBT PLL referenced simultaneously */ in intel_shared_dpll_state_verify()
/linux/arch/arm64/boot/dts/arm/
H A Dvexpress-v2f-1xv7-ca53x2.dts5 * LogicTile Express 20MG
85 compatible = "arm,gic-400";
/linux/net/mac80211/
H A Drc80211_minstrel_ht.c483 if (duration > 400 * 1000) in minstrel_ht_avg_ampdu_len()
576 struct minstrel_mcs_group_data *mg; in minstrel_ht_set_best_prob_rate() local
586 mg = &mi->groups[cur_group]; in minstrel_ht_set_best_prob_rate()
587 mrs = &mg->rates[cur_idx]; in minstrel_ht_set_best_prob_rate()
609 max_gpr_group = MI_RATE_GROUP(mg->max_group_prob_rate); in minstrel_ht_set_best_prob_rate()
610 max_gpr_idx = MI_RATE_IDX(mg->max_group_prob_rate); in minstrel_ht_set_best_prob_rate()
623 mg->max_group_prob_rate = index; in minstrel_ht_set_best_prob_rate()
628 mg->max_group_prob_rate = index; in minstrel_ht_set_best_prob_rate()
673 struct minstrel_mcs_group_data *mg; in minstrel_ht_prob_rate_reduce_streams() local
683 mg = &mi->groups[group]; in minstrel_ht_prob_rate_reduce_streams()
[all …]
/linux/Documentation/admin-guide/media/
H A Dgspca-cardlist.rst24 spca500 041e:400a Creative PC-CAM 300
25 sunplus 041e:400b Creative PC-CAM 600
318 vc032x 0ac8:0328 A4Tech PK-130MG