Home
last modified time | relevance | path

Searched +full:0 +full:xf001c000 (Results 1 – 8 of 8) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Datmel-usart.txt18 - #size-cells : Must be <0>
53 reg = <0xfff8c000 0x4000>;
70 reg = <0xf001c000 0x100>;
76 dmas = <&dma0 2 0x3>,
77 <&dma0 2 0x204>;
87 #size-cells = <0>;
90 reg = <0xf001c000 0x100>;
97 cs-gpios = <&pioB 3 0>;
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A Datmel,at91-usart.yaml75 enum: [ 0, 1 ]
117 const: 0
143 reg = <0xfff8c000 0x4000>;
167 reg = <0xf001c000 0x100>;
189 reg = <0xf001c000 0x100>;
191 #size-cells = <0>;
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dmchp-i2s-mcc.txt19 - pinctrl-0: Should specify pin control groups used for this controller.
30 reg = <0xf001c000 0x100>;
33 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
36 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
42 pinctrl-0 = <&pinctrl_i2s_default>;
H A Dmchp,i2s-mcc.yaml24 const: 0
66 enum: [0, 1, 2, 3]
67 default: 0
97 #sound-dai-cells = <0>;
99 reg = <0xf001c000 0x100>;
101 dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
103 <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
109 pinctrl-0 = <&pinctrl_i2s_default>;
H A Dmicrochip,sama7g5-i2smcc.yaml24 const: 0
71 enum: [0, 1, 2, 3]
72 default: 0
102 #sound-dai-cells = <0>;
104 reg = <0xf001c000 0x100>;
106 dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
108 <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
114 pinctrl-0 = <&pinctrl_i2s_default>;
/freebsd/sys/contrib/device-tree/src/arm/microchip/
H A Dsama5d3.dtsi46 #size-cells = <0>;
47 cpu@0 {
50 reg = <0x0>;
51 d-cache-size = <0x8000>; // L1, 32 KB
52 i-cache-size = <0x8000>; // L1, 32 KB
58 interrupts = <46 IRQ_TYPE_LEVEL_HIGH 0>;
63 reg = <0x20000000 0x8000000>;
69 #clock-cells = <0>;
70 clock-frequency = <0>;
75 #clock-cells = <0>;
[all …]
H A Dsam9x7.dtsi36 #size-cells = <0>;
38 cpu@0 {
40 reg = <0>;
49 #clock-cells = <0>;
55 #clock-cells = <0>;
61 reg = <0x300000 0x10000>;
62 ranges = <0 0x300000 0x10000>;
75 reg = <0x80000000 0x300>;
76 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>;
86 reg = <0x90000000 0x300>;
[all …]
H A Dsam9x60.dtsi37 #size-cells = <0>;
39 cpu@0 {
42 reg = <0>;
48 reg = <0x20000000 0x10000000>;
54 #clock-cells = <0>;
59 #clock-cells = <0>;
65 reg = <0x00300000 0x100000>;
68 ranges = <0 0x00300000 0x100000>;
79 #size-cells = <0>;
81 reg = <0x00500000 0x100000
[all …]