/* * CDDL HEADER START * * Copyright(c) 2007-2009 Intel Corporation. All rights reserved. * The contents of this file are subject to the terms of the * Common Development and Distribution License (the "License"). * You may not use this file except in compliance with the License. * * You can obtain a copy of the license at: * http://www.opensolaris.org/os/licensing. * See the License for the specific language governing permissions * and limitations under the License. * * When using or redistributing this file, you may do so under the * License only. No other modification of this header is permitted. * * If applicable, add the following below this CDDL HEADER, with the * fields enclosed by brackets "[]" replaced with your own identifying * information: Portions Copyright [yyyy] [name of copyright owner] * * CDDL HEADER END */ /* * Copyright 2009 Sun Microsystems, Inc. All rights reserved. * Use is subject to license terms of the CDDL. */ #ifndef _IGB_SW_H #define _IGB_SW_H #ifdef __cplusplus extern "C" { #endif #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include "igb_api.h" #include "igb_82575.h" #define MODULE_NAME "igb" /* module name */ #define IGB_SUCCESS DDI_SUCCESS #define IGB_FAILURE DDI_FAILURE #define IGB_UNKNOWN 0x00 #define IGB_INITIALIZED 0x01 #define IGB_STARTED 0x02 #define IGB_SUSPENDED 0x04 #define IGB_INTR_NONE 0 #define IGB_INTR_MSIX 1 #define IGB_INTR_MSI 2 #define IGB_INTR_LEGACY 3 #define IGB_ADAPTER_REGSET 1 /* mapping adapter registers */ #define IGB_ADAPTER_MSIXTAB 4 /* mapping msi-x table */ #define IGB_NO_POLL -1 #define IGB_NO_FREE_SLOT -1 #define MAX_NUM_UNICAST_ADDRESSES E1000_RAR_ENTRIES #define MAX_NUM_MULTICAST_ADDRESSES 256 #define MAX_COOKIE 16 #define MIN_NUM_TX_DESC 2 /* * Number of settings for interrupt throttle rate (ITR). There is one of * these per msi-x vector and it needs to be the maximum of all silicon * types supported by this driver. */ #define MAX_NUM_EITR 25 /* * Maximum values for user configurable parameters */ #define MAX_TX_RING_SIZE 4096 #define MAX_RX_RING_SIZE 4096 #define MAX_RX_GROUP_NUM 4 #define MAX_MTU 9000 #define MAX_RX_LIMIT_PER_INTR 4096 #define MAX_RX_INTR_DELAY 65535 #define MAX_RX_INTR_ABS_DELAY 65535 #define MAX_TX_INTR_DELAY 65535 #define MAX_TX_INTR_ABS_DELAY 65535 #define MAX_RX_COPY_THRESHOLD 9216 #define MAX_TX_COPY_THRESHOLD 9216 #define MAX_TX_RECYCLE_THRESHOLD DEFAULT_TX_RING_SIZE #define MAX_TX_OVERLOAD_THRESHOLD DEFAULT_TX_RING_SIZE #define MAX_TX_RESCHED_THRESHOLD DEFAULT_TX_RING_SIZE /* * Minimum values for user configurable parameters */ #define MIN_TX_RING_SIZE 64 #define MIN_RX_RING_SIZE 64 #define MIN_RX_GROUP_NUM 1 #define MIN_MTU ETHERMIN #define MIN_RX_LIMIT_PER_INTR 16 #define MIN_RX_INTR_DELAY 0 #define MIN_RX_INTR_ABS_DELAY 0 #define MIN_TX_INTR_DELAY 0 #define MIN_TX_INTR_ABS_DELAY 0 #define MIN_RX_COPY_THRESHOLD 0 #define MIN_TX_COPY_THRESHOLD 0 #define MIN_TX_RECYCLE_THRESHOLD MIN_NUM_TX_DESC #define MIN_TX_OVERLOAD_THRESHOLD MIN_NUM_TX_DESC #define MIN_TX_RESCHED_THRESHOLD MIN_NUM_TX_DESC /* * Default values for user configurable parameters */ #define DEFAULT_TX_RING_SIZE 512 #define DEFAULT_RX_RING_SIZE 512 #define DEFAULT_RX_GROUP_NUM 1 #define DEFAULT_MTU ETHERMTU #define DEFAULT_RX_LIMIT_PER_INTR 256 #define DEFAULT_RX_INTR_DELAY 0 #define DEFAULT_RX_INTR_ABS_DELAY 0 #define DEFAULT_TX_INTR_DELAY 300 #define DEFAULT_TX_INTR_ABS_DELAY 0 #define DEFAULT_RX_COPY_THRESHOLD 128 #define DEFAULT_TX_COPY_THRESHOLD 512 #define DEFAULT_TX_RECYCLE_THRESHOLD MAX_COOKIE #define DEFAULT_TX_OVERLOAD_THRESHOLD MIN_NUM_TX_DESC #define DEFAULT_TX_RESCHED_THRESHOLD 128 #define TX_DRAIN_TIME 200 #define RX_DRAIN_TIME 200 #define STALL_WATCHDOG_TIMEOUT 8 /* 8 seconds */ #define MAX_LINK_DOWN_TIMEOUT 8 /* 8 seconds */ /* * Defined for IP header alignment. */ #define IPHDR_ALIGN_ROOM 2 /* * Bit flags for attach_progress */ #define ATTACH_PROGRESS_PCI_CONFIG 0x0001 /* PCI config setup */ #define ATTACH_PROGRESS_REGS_MAP 0x0002 /* Registers mapped */ #define ATTACH_PROGRESS_PROPS 0x0004 /* Properties initialized */ #define ATTACH_PROGRESS_ALLOC_INTR 0x0008 /* Interrupts allocated */ #define ATTACH_PROGRESS_ALLOC_RINGS 0x0010 /* Rings allocated */ #define ATTACH_PROGRESS_ADD_INTR 0x0020 /* Intr handlers added */ #define ATTACH_PROGRESS_LOCKS 0x0040 /* Locks initialized */ #define ATTACH_PROGRESS_INIT_ADAPTER 0x0080 /* Adapter initialized */ #define ATTACH_PROGRESS_ALLOC_DMA 0x0100 /* DMA resources allocated */ #define ATTACH_PROGRESS_STATS 0x0200 /* Kstats created */ #define ATTACH_PROGRESS_NDD 0x0400 /* NDD initialized */ #define ATTACH_PROGRESS_MAC 0x0800 /* MAC registered */ #define ATTACH_PROGRESS_ENABLE_INTR 0x1000 /* DDI interrupts enabled */ #define ATTACH_PROGRESS_FMINIT 0x2000 /* FMA initialized */ #define PROP_ADV_AUTONEG_CAP "adv_autoneg_cap" #define PROP_ADV_1000FDX_CAP "adv_1000fdx_cap" #define PROP_ADV_1000HDX_CAP "adv_1000hdx_cap" #define PROP_ADV_100FDX_CAP "adv_100fdx_cap" #define PROP_ADV_100HDX_CAP "adv_100hdx_cap" #define PROP_ADV_10FDX_CAP "adv_10fdx_cap" #define PROP_ADV_10HDX_CAP "adv_10hdx_cap" #define PROP_DEFAULT_MTU "default_mtu" #define PROP_FLOW_CONTROL "flow_control" #define PROP_TX_RING_SIZE "tx_ring_size" #define PROP_RX_RING_SIZE "rx_ring_size" #define PROP_MR_ENABLE "mr_enable" #define PROP_RX_GROUP_NUM "rx_group_number" #define PROP_INTR_FORCE "intr_force" #define PROP_TX_HCKSUM_ENABLE "tx_hcksum_enable" #define PROP_RX_HCKSUM_ENABLE "rx_hcksum_enable" #define PROP_LSO_ENABLE "lso_enable" #define PROP_TX_HEAD_WB_ENABLE "tx_head_wb_enable" #define PROP_TX_COPY_THRESHOLD "tx_copy_threshold" #define PROP_TX_RECYCLE_THRESHOLD "tx_recycle_threshold" #define PROP_TX_OVERLOAD_THRESHOLD "tx_overload_threshold" #define PROP_TX_RESCHED_THRESHOLD "tx_resched_threshold" #define PROP_RX_COPY_THRESHOLD "rx_copy_threshold" #define PROP_RX_LIMIT_PER_INTR "rx_limit_per_intr" #define PROP_INTR_THROTTLING "intr_throttling" #define IGB_LB_NONE 0 #define IGB_LB_EXTERNAL 1 #define IGB_LB_INTERNAL_MAC 2 #define IGB_LB_INTERNAL_PHY 3 #define IGB_LB_INTERNAL_SERDES 4 /* * Shorthand for the NDD parameters */ #define param_autoneg_cap nd_params[PARAM_AUTONEG_CAP].val #define param_pause_cap nd_params[PARAM_PAUSE_CAP].val #define param_asym_pause_cap nd_params[PARAM_ASYM_PAUSE_CAP].val #define param_1000fdx_cap nd_params[PARAM_1000FDX_CAP].val #define param_1000hdx_cap nd_params[PARAM_1000HDX_CAP].val #define param_100t4_cap nd_params[PARAM_100T4_CAP].val #define param_100fdx_cap nd_params[PARAM_100FDX_CAP].val #define param_100hdx_cap nd_params[PARAM_100HDX_CAP].val #define param_10fdx_cap nd_params[PARAM_10FDX_CAP].val #define param_10hdx_cap nd_params[PARAM_10HDX_CAP].val #define param_rem_fault nd_params[PARAM_REM_FAULT].val #define param_adv_autoneg_cap nd_params[PARAM_ADV_AUTONEG_CAP].val #define param_adv_pause_cap nd_params[PARAM_ADV_PAUSE_CAP].val #define param_adv_asym_pause_cap nd_params[PARAM_ADV_ASYM_PAUSE_CAP].val #define param_adv_1000fdx_cap nd_params[PARAM_ADV_1000FDX_CAP].val #define param_adv_1000hdx_cap nd_params[PARAM_ADV_1000HDX_CAP].val #define param_adv_100t4_cap nd_params[PARAM_ADV_100T4_CAP].val #define param_adv_100fdx_cap nd_params[PARAM_ADV_100FDX_CAP].val #define param_adv_100hdx_cap nd_params[PARAM_ADV_100HDX_CAP].val #define param_adv_10fdx_cap nd_params[PARAM_ADV_10FDX_CAP].val #define param_adv_10hdx_cap nd_params[PARAM_ADV_10HDX_CAP].val #define param_adv_rem_fault nd_params[PARAM_ADV_REM_FAULT].val #define param_lp_autoneg_cap nd_params[PARAM_LP_AUTONEG_CAP].val #define param_lp_pause_cap nd_params[PARAM_LP_PAUSE_CAP].val #define param_lp_asym_pause_cap nd_params[PARAM_LP_ASYM_PAUSE_CAP].val #define param_lp_1000fdx_cap nd_params[PARAM_LP_1000FDX_CAP].val #define param_lp_1000hdx_cap nd_params[PARAM_LP_1000HDX_CAP].val #define param_lp_100t4_cap nd_params[PARAM_LP_100T4_CAP].val #define param_lp_100fdx_cap nd_params[PARAM_LP_100FDX_CAP].val #define param_lp_100hdx_cap nd_params[PARAM_LP_100HDX_CAP].val #define param_lp_10fdx_cap nd_params[PARAM_LP_10FDX_CAP].val #define param_lp_10hdx_cap nd_params[PARAM_LP_10HDX_CAP].val #define param_lp_rem_fault nd_params[PARAM_LP_REM_FAULT].val enum ioc_reply { IOC_INVAL = -1, /* bad, NAK with EINVAL */ IOC_DONE, /* OK, reply sent */ IOC_ACK, /* OK, just send ACK */ IOC_REPLY /* OK, just send reply */ }; #define MBLK_LEN(mp) ((uintptr_t)(mp)->b_wptr - \ (uintptr_t)(mp)->b_rptr) #define DMA_SYNC(area, flag) ((void) ddi_dma_sync((area)->dma_handle, \ 0, 0, (flag))) /* * Defined for ring index operations * ASSERT(index < limit) * ASSERT(step < limit) * ASSERT(index1 < limit) * ASSERT(index2 < limit) */ #define NEXT_INDEX(index, step, limit) (((index) + (step)) < (limit) ? \ (index) + (step) : (index) + (step) - (limit)) #define PREV_INDEX(index, step, limit) ((index) >= (step) ? \ (index) - (step) : (index) + (limit) - (step)) #define OFFSET(index1, index2, limit) ((index1) <= (index2) ? \ (index2) - (index1) : (index2) + (limit) - (index1)) #define LINK_LIST_INIT(_LH) \ (_LH)->head = (_LH)->tail = NULL #define LIST_GET_HEAD(_LH) ((single_link_t *)((_LH)->head)) #define LIST_POP_HEAD(_LH) \ (single_link_t *)(_LH)->head; \ { \ if ((_LH)->head != NULL) { \ (_LH)->head = (_LH)->head->link; \ if ((_LH)->head == NULL) \ (_LH)->tail = NULL; \ } \ } #define LIST_GET_TAIL(_LH) ((single_link_t *)((_LH)->tail)) #define LIST_PUSH_TAIL(_LH, _E) \ if ((_LH)->tail != NULL) { \ (_LH)->tail->link = (single_link_t *)(_E); \ (_LH)->tail = (single_link_t *)(_E); \ } else { \ (_LH)->head = (_LH)->tail = (single_link_t *)(_E); \ } \ (_E)->link = NULL; #define LIST_GET_NEXT(_LH, _E) \ (((_LH)->tail == (single_link_t *)(_E)) ? \ NULL : ((single_link_t *)(_E))->link) typedef struct single_link { struct single_link *link; } single_link_t; typedef struct link_list { single_link_t *head; single_link_t *tail; } link_list_t; /* * Property lookups */ #define IGB_PROP_EXISTS(d, n) ddi_prop_exists(DDI_DEV_T_ANY, (d), \ DDI_PROP_DONTPASS, (n)) #define IGB_PROP_GET_INT(d, n) ddi_prop_get_int(DDI_DEV_T_ANY, (d), \ DDI_PROP_DONTPASS, (n), -1) /* capability/feature flags */ #define IGB_FLAG_HAS_DCA (1 << 0) /* has Direct Cache Access */ #define IGB_FLAG_VMDQ_POOL (1 << 1) /* has vmdq capability */ #define IGB_FLAG_NEED_CTX_IDX (1 << 2) /* context descriptor needs index */ /* function pointer for nic-specific functions */ typedef void (*igb_nic_func_t)(struct igb *); /* adapter-specific info for each supported device type */ typedef struct adapter_info { /* limits */ uint32_t max_rx_que_num; /* maximum number of rx queues */ uint32_t min_rx_que_num; /* minimum number of rx queues */ uint32_t def_rx_que_num; /* default number of rx queues */ uint32_t max_tx_que_num; /* maximum number of tx queues */ uint32_t min_tx_que_num; /* minimum number of tx queues */ uint32_t def_tx_que_num; /* default number of tx queues */ uint32_t max_intr_throttle; /* maximum interrupt throttle */ uint32_t min_intr_throttle; /* minimum interrupt throttle */ uint32_t def_intr_throttle; /* default interrupt throttle */ /* function pointers */ igb_nic_func_t enable_intr; /* enable adapter interrupts */ igb_nic_func_t setup_msix; /* set up msi-x vectors */ /* capabilities */ uint32_t flags; /* capability flags */ uint32_t rxdctl_mask; /* mask for RXDCTL register */ } adapter_info_t; /* * Named Data (ND) Parameter Management Structure */ typedef struct { struct igb *private; uint32_t info; uint32_t min; uint32_t max; uint32_t val; char *name; } nd_param_t; /* * NDD parameter indexes, divided into: * * read-only parameters describing the hardware's capabilities * read-write parameters controlling the advertised capabilities * read-only parameters describing the partner's capabilities * read-write parameters controlling the force speed and duplex * read-only parameters describing the link state * read-only parameters describing the driver properties * read-write parameters controlling the driver properties */ enum { PARAM_AUTONEG_CAP, PARAM_PAUSE_CAP, PARAM_ASYM_PAUSE_CAP, PARAM_1000FDX_CAP, PARAM_1000HDX_CAP, PARAM_100T4_CAP, PARAM_100FDX_CAP, PARAM_100HDX_CAP, PARAM_10FDX_CAP, PARAM_10HDX_CAP, PARAM_REM_FAULT, PARAM_ADV_AUTONEG_CAP, PARAM_ADV_PAUSE_CAP, PARAM_ADV_ASYM_PAUSE_CAP, PARAM_ADV_1000FDX_CAP, PARAM_ADV_1000HDX_CAP, PARAM_ADV_100T4_CAP, PARAM_ADV_100FDX_CAP, PARAM_ADV_100HDX_CAP, PARAM_ADV_10FDX_CAP, PARAM_ADV_10HDX_CAP, PARAM_ADV_REM_FAULT, PARAM_LP_AUTONEG_CAP, PARAM_LP_PAUSE_CAP, PARAM_LP_ASYM_PAUSE_CAP, PARAM_LP_1000FDX_CAP, PARAM_LP_1000HDX_CAP, PARAM_LP_100T4_CAP, PARAM_LP_100FDX_CAP, PARAM_LP_100HDX_CAP, PARAM_LP_10FDX_CAP, PARAM_LP_10HDX_CAP, PARAM_LP_REM_FAULT, PARAM_LINK_STATUS, PARAM_LINK_SPEED, PARAM_LINK_DUPLEX, PARAM_COUNT }; typedef union igb_ether_addr { struct { uint32_t high; uint32_t low; } reg; struct { uint8_t set; uint8_t group_index; uint8_t addr[ETHERADDRL]; } mac; } igb_ether_addr_t; typedef enum { USE_NONE, USE_COPY, USE_DMA } tx_type_t; typedef enum { RCB_FREE, RCB_SENDUP } rcb_state_t; typedef struct hcksum_context { uint32_t hcksum_flags; uint32_t ip_hdr_len; uint32_t mac_hdr_len; uint32_t l4_proto; } hcksum_context_t; /* Hold address/length of each DMA segment */ typedef struct sw_desc { uint64_t address; size_t length; } sw_desc_t; /* Handles and addresses of DMA buffer */ typedef struct dma_buffer { caddr_t address; /* Virtual address */ uint64_t dma_address; /* DMA (Hardware) address */ ddi_acc_handle_t acc_handle; /* Data access handle */ ddi_dma_handle_t dma_handle; /* DMA handle */ size_t size; /* Buffer size */ size_t len; /* Data length in the buffer */ } dma_buffer_t; /* * Tx Control Block */ typedef struct tx_control_block { single_link_t link; uint32_t frag_num; uint32_t desc_num; mblk_t *mp; tx_type_t tx_type; ddi_dma_handle_t tx_dma_handle; dma_buffer_t tx_buf; sw_desc_t desc[MAX_COOKIE]; } tx_control_block_t; /* * RX Control Block */ typedef struct rx_control_block { mblk_t *mp; rcb_state_t state; dma_buffer_t rx_buf; frtn_t free_rtn; struct igb_rx_ring *rx_ring; } rx_control_block_t; /* * Software Data Structure for Tx Ring */ typedef struct igb_tx_ring { uint32_t index; /* Ring index */ uint32_t intr_vector; /* Interrupt vector index */ /* * Mutexes */ kmutex_t tx_lock; kmutex_t recycle_lock; kmutex_t tcb_head_lock; kmutex_t tcb_tail_lock; /* * Tx descriptor ring definitions */ dma_buffer_t tbd_area; union e1000_adv_tx_desc *tbd_ring; uint32_t tbd_head; /* Index of next tbd to recycle */ uint32_t tbd_tail; /* Index of next tbd to transmit */ uint32_t tbd_free; /* Number of free tbd */ /* * Tx control block list definitions */ tx_control_block_t *tcb_area; tx_control_block_t **work_list; tx_control_block_t **free_list; uint32_t tcb_head; /* Head index of free list */ uint32_t tcb_tail; /* Tail index of free list */ uint32_t tcb_free; /* Number of free tcb in free list */ uint32_t *tbd_head_wb; /* Head write-back */ uint32_t (*tx_recycle)(struct igb_tx_ring *); /* * TCP/UDP checksum offload */ hcksum_context_t hcksum_context; /* * Tx ring settings and status */ uint32_t ring_size; /* Tx descriptor ring size */ uint32_t free_list_size; /* Tx free list size */ uint32_t copy_thresh; uint32_t recycle_thresh; uint32_t overload_thresh; uint32_t resched_thresh; boolean_t reschedule; uint32_t recycle_fail; uint32_t stall_watchdog; #ifdef IGB_DEBUG /* * Debug statistics */ uint32_t stat_overload; uint32_t stat_fail_no_tbd; uint32_t stat_fail_no_tcb; uint32_t stat_fail_dma_bind; uint32_t stat_reschedule; uint32_t stat_pkt_cnt; #endif /* * Pointer to the igb struct */ struct igb *igb; mac_ring_handle_t ring_handle; /* call back ring handle */ } igb_tx_ring_t; /* * Software Receive Ring */ typedef struct igb_rx_ring { uint32_t index; /* Ring index */ uint32_t intr_vector; /* Interrupt vector index */ /* * Mutexes */ kmutex_t rx_lock; /* Rx access lock */ kmutex_t recycle_lock; /* Recycle lock, for rcb_tail */ /* * Rx descriptor ring definitions */ dma_buffer_t rbd_area; /* DMA buffer of rx desc ring */ union e1000_adv_rx_desc *rbd_ring; /* Rx desc ring */ uint32_t rbd_next; /* Index of next rx desc */ /* * Rx control block list definitions */ rx_control_block_t *rcb_area; rx_control_block_t **work_list; /* Work list of rcbs */ rx_control_block_t **free_list; /* Free list of rcbs */ uint32_t rcb_head; /* Index of next free rcb */ uint32_t rcb_tail; /* Index to put recycled rcb */ uint32_t rcb_free; /* Number of free rcbs */ /* * Rx ring settings and status */ uint32_t ring_size; /* Rx descriptor ring size */ uint32_t free_list_size; /* Rx free list size */ uint32_t limit_per_intr; /* Max packets per interrupt */ uint32_t copy_thresh; #ifdef IGB_DEBUG /* * Debug statistics */ uint32_t stat_frame_error; uint32_t stat_cksum_error; uint32_t stat_exceed_pkt; uint32_t stat_pkt_cnt; #endif struct igb *igb; /* Pointer to igb struct */ mac_ring_handle_t ring_handle; /* call back ring handle */ uint32_t group_index; /* group index */ uint64_t ring_gen_num; } igb_rx_ring_t; /* * Software Receive Ring Group */ typedef struct igb_rx_group { uint32_t index; /* Group index */ mac_group_handle_t group_handle; /* call back group handle */ struct igb *igb; /* Pointer to igb struct */ } igb_rx_group_t; typedef struct igb { int instance; mac_handle_t mac_hdl; dev_info_t *dip; struct e1000_hw hw; struct igb_osdep osdep; adapter_info_t *capab; /* adapter capabilities */ uint32_t igb_state; link_state_t link_state; uint32_t link_speed; uint32_t link_duplex; uint32_t link_down_timeout; uint32_t reset_count; uint32_t attach_progress; uint32_t loopback_mode; uint32_t max_frame_size; uint32_t dout_sync; uint32_t mr_enable; /* Enable multiple rings */ uint32_t vmdq_mode; /* Mode of VMDq */ /* * Receive Rings and Groups */ igb_rx_ring_t *rx_rings; /* Array of rx rings */ uint32_t num_rx_rings; /* Number of rx rings in use */ uint32_t rx_ring_size; /* Rx descriptor ring size */ uint32_t rx_buf_size; /* Rx buffer size */ igb_rx_group_t *rx_groups; /* Array of rx groups */ uint32_t num_rx_groups; /* Number of rx groups in use */ /* * Transmit Rings */ igb_tx_ring_t *tx_rings; /* Array of tx rings */ uint32_t num_tx_rings; /* Number of tx rings in use */ uint32_t tx_ring_size; /* Tx descriptor ring size */ uint32_t tx_buf_size; /* Tx buffer size */ boolean_t tx_head_wb_enable; /* Tx head wrtie-back */ boolean_t tx_hcksum_enable; /* Tx h/w cksum offload */ boolean_t lso_enable; /* Large Segment Offload */ uint32_t tx_copy_thresh; /* Tx copy threshold */ uint32_t tx_recycle_thresh; /* Tx recycle threshold */ uint32_t tx_overload_thresh; /* Tx overload threshold */ uint32_t tx_resched_thresh; /* Tx reschedule threshold */ boolean_t rx_hcksum_enable; /* Rx h/w cksum offload */ uint32_t rx_copy_thresh; /* Rx copy threshold */ uint32_t rx_limit_per_intr; /* Rx pkts per interrupt */ uint32_t intr_throttling[MAX_NUM_EITR]; uint32_t intr_force; int intr_type; int intr_cnt; int intr_cap; size_t intr_size; uint_t intr_pri; ddi_intr_handle_t *htable; uint32_t eims_mask; uint32_t ims_mask; kmutex_t gen_lock; /* General lock for device access */ kmutex_t watchdog_lock; boolean_t watchdog_enable; boolean_t watchdog_start; timeout_id_t watchdog_tid; boolean_t unicst_init; uint32_t unicst_avail; uint32_t unicst_total; igb_ether_addr_t unicst_addr[MAX_NUM_UNICAST_ADDRESSES]; uint32_t mcast_count; struct ether_addr mcast_table[MAX_NUM_MULTICAST_ADDRESSES]; /* * Kstat definitions */ kstat_t *igb_ks; /* * NDD definitions */ caddr_t nd_data; nd_param_t nd_params[PARAM_COUNT]; /* * FMA capabilities */ int fm_capabilities; } igb_t; typedef struct igb_stat { kstat_named_t link_speed; /* Link Speed */ kstat_named_t reset_count; /* Reset Count */ kstat_named_t dout_sync; /* DMA out of sync */ #ifdef IGB_DEBUG kstat_named_t rx_frame_error; /* Rx Error in Packet */ kstat_named_t rx_cksum_error; /* Rx Checksum Error */ kstat_named_t rx_exceed_pkt; /* Rx Exceed Max Pkt Count */ kstat_named_t tx_overload; /* Tx Desc Ring Overload */ kstat_named_t tx_fail_no_tcb; /* Tx Fail Freelist Empty */ kstat_named_t tx_fail_no_tbd; /* Tx Fail Desc Ring Empty */ kstat_named_t tx_fail_dma_bind; /* Tx Fail DMA bind */ kstat_named_t tx_reschedule; /* Tx Reschedule */ kstat_named_t gprc; /* Good Packets Received Count */ kstat_named_t gptc; /* Good Packets Xmitted Count */ kstat_named_t gor; /* Good Octets Received Count */ kstat_named_t got; /* Good Octets Xmitd Count */ kstat_named_t prc64; /* Packets Received - 64b */ kstat_named_t prc127; /* Packets Received - 65-127b */ kstat_named_t prc255; /* Packets Received - 127-255b */ kstat_named_t prc511; /* Packets Received - 256-511b */ kstat_named_t prc1023; /* Packets Received - 511-1023b */ kstat_named_t prc1522; /* Packets Received - 1024-1522b */ kstat_named_t ptc64; /* Packets Xmitted (64b) */ kstat_named_t ptc127; /* Packets Xmitted (64-127b) */ kstat_named_t ptc255; /* Packets Xmitted (128-255b) */ kstat_named_t ptc511; /* Packets Xmitted (255-511b) */ kstat_named_t ptc1023; /* Packets Xmitted (512-1023b) */ kstat_named_t ptc1522; /* Packets Xmitted (1024-1522b */ #endif kstat_named_t crcerrs; /* CRC Error Count */ kstat_named_t symerrs; /* Symbol Error Count */ kstat_named_t mpc; /* Missed Packet Count */ kstat_named_t scc; /* Single Collision Count */ kstat_named_t ecol; /* Excessive Collision Count */ kstat_named_t mcc; /* Multiple Collision Count */ kstat_named_t latecol; /* Late Collision Count */ kstat_named_t colc; /* Collision Count */ kstat_named_t dc; /* Defer Count */ kstat_named_t sec; /* Sequence Error Count */ kstat_named_t rlec; /* Receive Length Error Count */ kstat_named_t xonrxc; /* XON Received Count */ kstat_named_t xontxc; /* XON Xmitted Count */ kstat_named_t xoffrxc; /* XOFF Received Count */ kstat_named_t xofftxc; /* Xoff Xmitted Count */ kstat_named_t fcruc; /* Unknown Flow Conrol Packet Rcvd Count */ kstat_named_t bprc; /* Broadcasts Pkts Received Count */ kstat_named_t mprc; /* Multicast Pkts Received Count */ kstat_named_t rnbc; /* Receive No Buffers Count */ kstat_named_t ruc; /* Receive Undersize Count */ kstat_named_t rfc; /* Receive Frag Count */ kstat_named_t roc; /* Receive Oversize Count */ kstat_named_t rjc; /* Receive Jabber Count */ kstat_named_t tor; /* Total Octets Recvd Count */ kstat_named_t tot; /* Total Octets Xmted Count */ kstat_named_t tpr; /* Total Packets Received */ kstat_named_t tpt; /* Total Packets Xmitted */ kstat_named_t mptc; /* Multicast Packets Xmited Count */ kstat_named_t bptc; /* Broadcast Packets Xmited Count */ kstat_named_t algnerrc; /* Alignment Error count */ kstat_named_t rxerrc; /* Rx Error Count */ kstat_named_t tncrs; /* Transmit with no CRS */ kstat_named_t cexterr; /* Carrier Extension Error count */ kstat_named_t tsctc; /* TCP seg contexts xmit count */ kstat_named_t tsctfc; /* TCP seg contexts xmit fail count */ } igb_stat_t; /* * Function prototypes in e1000_osdep.c */ void e1000_rar_clear(struct e1000_hw *hw, uint32_t); void e1000_rar_set_vmdq(struct e1000_hw *hw, const uint8_t *, uint32_t, uint32_t, uint8_t); /* * Function prototypes in igb_buf.c */ int igb_alloc_dma(igb_t *); void igb_free_dma(igb_t *); /* * Function prototypes in igb_main.c */ int igb_start(igb_t *); void igb_stop(igb_t *); int igb_setup_link(igb_t *, boolean_t); int igb_unicst_find(igb_t *, const uint8_t *); int igb_unicst_set(igb_t *, const uint8_t *, int); int igb_multicst_add(igb_t *, const uint8_t *); int igb_multicst_remove(igb_t *, const uint8_t *); enum ioc_reply igb_loopback_ioctl(igb_t *, struct iocblk *, mblk_t *); void igb_enable_watchdog_timer(igb_t *); void igb_disable_watchdog_timer(igb_t *); int igb_atomic_reserve(uint32_t *, uint32_t); int igb_check_acc_handle(ddi_acc_handle_t); int igb_check_dma_handle(ddi_dma_handle_t); void igb_fm_ereport(igb_t *, char *); void igb_set_fma_flags(int, int); /* * Function prototypes in igb_gld.c */ int igb_m_start(void *); void igb_m_stop(void *); int igb_m_promisc(void *, boolean_t); int igb_m_multicst(void *, boolean_t, const uint8_t *); int igb_m_unicst(void *, const uint8_t *); int igb_m_stat(void *, uint_t, uint64_t *); void igb_m_resources(void *); void igb_m_ioctl(void *, queue_t *, mblk_t *); boolean_t igb_m_getcapab(void *, mac_capab_t, void *); void igb_fill_ring(void *, mac_ring_type_t, const int, const int, mac_ring_info_t *, mac_ring_handle_t); void igb_fill_group(void *arg, mac_ring_type_t, const int, mac_group_info_t *, mac_group_handle_t); int igb_rx_ring_intr_enable(mac_intr_handle_t); int igb_rx_ring_intr_disable(mac_intr_handle_t); /* * Function prototypes in igb_rx.c */ mblk_t *igb_rx(igb_rx_ring_t *, int); void igb_rx_recycle(caddr_t arg); /* * Function prototypes in igb_tx.c */ void igb_free_tcb(tx_control_block_t *); void igb_put_free_list(igb_tx_ring_t *, link_list_t *); uint32_t igb_tx_recycle_legacy(igb_tx_ring_t *); uint32_t igb_tx_recycle_head_wb(igb_tx_ring_t *); /* * Function prototypes in igb_log.c */ void igb_notice(void *, const char *, ...); void igb_log(void *, const char *, ...); void igb_error(void *, const char *, ...); /* * Function prototypes in igb_ndd.c */ int igb_nd_init(igb_t *); void igb_nd_cleanup(igb_t *); enum ioc_reply igb_nd_ioctl(igb_t *, queue_t *, mblk_t *, struct iocblk *); /* * Function prototypes in igb_stat.c */ int igb_init_stats(igb_t *); mblk_t *igb_rx_ring_poll(void *, int); mblk_t *igb_tx_ring_send(void *, mblk_t *); #ifdef __cplusplus } #endif #endif /* _IGB_SW_H */