Kconfig (a23e1966932464e1c5226cb9ac4ce1d5fc10ba22) Kconfig (f805e356313bbcafef48808c14eb9ce7f4ff2560)
1# SPDX-License-Identifier: GPL-2.0-only
2
3config PINCTRL_WPCM450
4 tristate "Pinctrl and GPIO driver for Nuvoton WPCM450"
5 depends on (ARCH_WPCM450 || COMPILE_TEST) && OF
6 select PINMUX
7 select PINCONF
8 select GENERIC_PINCONF

--- 31 unchanged lines hidden (view full) ---

40 select GENERIC_PINCONF
41 select GPIOLIB
42 select GPIO_GENERIC
43 select GPIOLIB_IRQCHIP
44 help
45 Say Y or M here to enable pin controller and GPIO support for
46 the Nuvoton NPCM8XX SoC. This is strongly recommended when
47 building a kernel that will run on this chip.
1# SPDX-License-Identifier: GPL-2.0-only
2
3config PINCTRL_WPCM450
4 tristate "Pinctrl and GPIO driver for Nuvoton WPCM450"
5 depends on (ARCH_WPCM450 || COMPILE_TEST) && OF
6 select PINMUX
7 select PINCONF
8 select GENERIC_PINCONF

--- 31 unchanged lines hidden (view full) ---

40 select GENERIC_PINCONF
41 select GPIOLIB
42 select GPIO_GENERIC
43 select GPIOLIB_IRQCHIP
44 help
45 Say Y or M here to enable pin controller and GPIO support for
46 the Nuvoton NPCM8XX SoC. This is strongly recommended when
47 building a kernel that will run on this chip.
48
49config PINCTRL_MA35
50 bool
51 depends on (ARCH_MA35 || COMPILE_TEST) && OF
52 select GENERIC_PINCTRL_GROUPS
53 select GENERIC_PINMUX_FUNCTIONS
54 select GENERIC_PINCONF
55 select GPIOLIB
56 select GPIO_GENERIC
57 select GPIOLIB_IRQCHIP
58 select MFD_SYSCON
59
60config PINCTRL_MA35D1
61 bool "Pinctrl and GPIO driver for Nuvoton MA35D1"
62 depends on (ARCH_MA35 || COMPILE_TEST) && OF
63 select PINCTRL_MA35
64 help
65 Say Y here to enable pin controller and GPIO support
66 for Nuvoton MA35D1 SoC.